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Abstract 
Modular Multilevel Converters (MMCs) are distinguished by their modular 
nature that makes them suitable for wide range of high power and high voltage 
applications. However, they are vulnerable to internal faults because of the large 
number of series connected Sub-Modules. Additionally, it is highly recommended 
not to block the converter even if it is subjected to internal faults to secure the supply, 
to increase the reliability of the system and prevent unscheduled maintenance. This 
thesis introduces a fault tolerant control system for controlling the MMC in normal 
as well as abnormal operating conditions. This is done through developing a new 
adaptive voltage balancing strategy based on capacitor voltage estimation utilizing 
ADAptive LInear NEuron (ADALINE) and Recursive Least Squares (RLS) 
algorithms. The capacitor voltage balancing techniques that have been proposed in 
literature are based on measuring the capacitor voltage of each sub-module. On 
contrary, the proposed strategy eliminates the need of these measurements and 
associated communication links with the central controller.  
Furthermore, the thesis presents a novel fault diagnosis algorithm using the 
estimated capacitor voltages which are utilized to detect and localize different types 
of sub-module faults. The proposed fault diagnosis algorithm surpasses the methods 
presented in literature by its fast fault detection capability without the need of any 
extra sensing elements or special power circuit.  
Finally, a new Fault Tolerant Control Unit (FTCU) is proposed to tolerate the 
faults located inside the MMC submodules. The proposed FTCU is based on a 
sorting algorithm which modifies the parameters of the voltage balancing technique 
in an adaptive manner to overcome the reduction of the active submodules and 
secure the MMC operation without the need of full shut-down. Most of fault tolerant 
strategies that have been proposed by other researchers are based on using redundant 
components, while the proposed FTCU does not need any extra components.  
The dynamic performance of the proposed strategy is investigated, using 
PSCAD/EMTDC simulations and hardware in the loop (HIL) real-time simulations, 
under different normal and faulty operating conditions. The accuracy and the time 
response of the proposed fault detection and tolerant control units result in stabilizing 
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the operation of the MMC under different types of faults.  Consequently, the 
proposed integrated control strategy improves the reliability of the MMC.
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Chapter 1 
 
 
Introduction 
1.1 Background 
Voltage source converters (VSC) are increasingly being used in the 
transmission and distribution of bulk power, due to their advantages over the line 
commutated converters (LCC). This includes the ability to control active and 
reactive power independently, supply weak or passive networks, and lower the 
footprint [1]. Although VSCs have many topologies, the modular multilevel 
converter (MMC) is considered to be the most suitable converter to be used in high 
voltage circuits. This is due to their features, including the ability to transmit electric 
power over high voltage levels directly, the improved quality of output power, and 
the high efficiency when compared to other multilevel converters [2]. Figure 1.1, 
which shows a 401-level MMC made by Siemens, illustrates another special feature 
of MMCs, which is the compact size. This gives a unique advantage for MMCs over 
other converter topologies when the space allowed for construction is limited. 
The MMC is basically formed from a series connection of submodules, 
which can be either half bridge or full bridge. This is the main reason for calling it 
modular. Increasing the number of submodules means that the number of voltage 
levels are increased, which is directly translated into lower harmonic content and 
enhances the ability to generate higher voltages. 
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(a)                                                                         (b) 
Figure 1.1: A 401-level MMC made by Siemens [3]: a) a picture of the MMC, b) a 
picture for the submodule. 
As illustrated in Figure 1.2, the applications of MMCs have covered most 
high and medium voltage applications that need the utilisation of power converters. 
The applications of the MMC include high voltage direct current (HVDC) 
transmission, MV drives, flexible AC transmission systems (FACTS), and dynamic 
braking choppers [4]. Furthermore, some research has been recently conducted to 
utilise the MMC in special applications, such as railway electric traction systems, in 
which the MMC works as a medium voltage transformer-less converter, which is 
used to supply the traction motors [5], [6]. In addition, the MMC can applied be in 
the propulsion systems of electric ships [7], [8]. 
 
Figure 1.2: Applications of MMCs. 
Applications 
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HVDC 
transmi
ssion
Dynamic 
braking 
choppers
FACTS
MV 
drives
3 
 
 
1.2 Motivation and Research Objectives 
Today, DC to AC conversions are found in many applications in modern 
power systems, particularly in the transmission and distribution of electrical energy. 
Recently, DC/AC converters play an essential role in the interface of offshore wind 
energy with the utility grid. This is simply because the transmission along HVDC 
lines is much more efficient compared with the high voltage alternating current 
(HVAC) transmission over long distances [9].  
The current source converter (CSC) was the first converter invented for this 
particular purpose. The CSC is formed from six thyristors connected in the form of 
a three-phase bridge connected to the DC supply. Although the CSC is considered 
very old technology, it is still used in the connection of the renewable energies to 
the grid in various modern projects [10]. This is simply because of the many 
advantages, such as the ability to convert high amounts of power, the low 
manufacturing price, and the high reliability [11]. However, it has some 
disadvantages and limitations that make it unsuitable for some applications [12], 
[13]. The main disadvantages are the necessity to have filtering components because 
of the low order harmonics, the impossibility of changing the current direction, and 
the inability to independently control reactive power. These limitations have 
motivated the researchers to invent VSC [13]. 
The two-level VSC has a simple configuration, which is similar to the CSC 
but with IGBT instead of the thyristors. This construction has changed the 
philosophy of switching since the IGBT is fully controllable during turning on and 
off. On some occasions, the switching device is formed from series-connected 
IGBTs to withstand high voltage stress [14]. One of the important advantages of the 
VSC is its ability to control active and reactive powers independently. Moreover, it 
can supply weak and passive networks. It also has a relatively low footprint 
compared to the CSC [15]. Despite having all of these advantages, the two-level 
VSC suffers from some drawbacks that can make it unsuitable for the application of 
grid interconnection. For example, having series-connected IGBTs increases the 
switching losses and makes it difficult to predict the transient response of the 
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switching device. It also is necessary to incorporate DC-link capacitors, which are 
very big and have a short life expectancy [16]. Moreover, the two-level VSC has no 
immunity against DC faults, as it fails to support the AC grid with active power [17]. 
Adding to these drawbacks, the two-level VSCs cannot exchange electricity over 
high voltage levels directly without using step-up transformers [18].  
Due to the problems associated with LCC and VSC, researchers have been 
directed to multilevel converters (particularly MMCs). The modularity of the MMC 
offers a generous advantage, which is the ability to generate high voltage levels using 
a sufficient number of submodules. Although having a series connection of 
submodules with floating capacitor voltages brings the advantages of a staircase 
output waveform with low switching frequencies, it increases the level of 
complexity of the system from the control point of view, as all submodules must be 
charged to the same voltage level to assure the accurate and stable operation of the 
converter [19]. Moreover, in order to maintain the output voltage level of the 
converter, the capacitor voltages must be kept at a reference value [20], [21]. The 
process of keeping the capacitor voltages within a pre-defined reference is called 
capacitor voltage balancing control, which is achieved by a dedicated controller 
called the MMC inner controller [21]. The MMC inner controller should perform 
some tasks in parallel with the balancing of the voltages across the submodule 
capacitors. One of the important tasks is protecting the MMC from internal 
submodule faults, such as power electronic device faults and submodule capacitor 
faults. As demonstrated in Figure 1.3, which shows the general probability of 
occurrence for these faults in power converters, power semiconductor devices and 
capacitors have the highest probability of fault in the MMC with a percentage of 
51% [22], [23]. Since the MMC normally works in critical applications, which 
always require high levels of reliability and supply security, its inner control system 
should be able to operate with a sustained fault (e.g., insulated gate bipolar 
transistors (IGBT) failure) until the next maintenance event [24], which means that 
the inner control system should have fault tolerant control (FTC) capability. This 
concept increases the reliability of the MMC, as it increases the availability of the 
converter, even in the case of having an internal fault in order to operate the 
converter under fail-safe operation conditions. It is important to mention that the 
process of FTC must be accompanied with a fault detection facility for the purpose 
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of maintaining safe management of MMC faults. This process not only detects the 
fault but also localises it to enable the FTC algorithm to isolate the faulty submodule.  
 
 
Figure 1.3: Faults probabilities in power converters. 
Additionally, the fault diagnosis process has a real challenge to detect the 
internal DC fault very quickly because, in DC systems, the DC fault current rises to 
its peak value in a few milliseconds [25]. 
The volume of the research on fault detection and FTC systems for MMCs 
is insignificant when compared with the huge challenges surrounding this research 
area. Moreover, most of the fault detection and tolerant control techniques presented 
in literature are considered to be expensive, as they require either redundant 
components or extra sensors [26].  
The aim of this thesis is to develop an improved MMC inner controller, 
which is responsible for balancing the voltages of the submodule capacitors with 
integrating an ultra-fast fault diagnosis and FTC capability against submodule faults, 
enabling the MMC to be safely operated in normal conditions as well as abnormal 
conditions. Furthermore, the developed technique should not need any extra sensors, 
special power circuits, or even redundant components to make it competitive in cost 
as well as in performance. 
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The objectives of the thesis are the following: 
 To carry out an intensive literature review in the area of capacitor 
voltage balancing, fault diagnosis, and tolerant control in MMC 
systems. This review should index the different faults that can affect 
the MMC submodules, showing the root cause for each fault and 
linking it with different techniques proposed in the past. 
 To implement a new MMC inner controller, which contains the 
following subsystems: 
o Voltage balancing of submodule capacitors without the need 
to measure the actual voltages so that there is no more need 
for capacitor voltage sensors. 
o Fault diagnostic scheme, which is able to detect and localise 
submodule faults with effective performance in terms of 
accuracy and time without adding any extra sensing elements 
or special power circuits. 
o A FTC scheme, which controls the MMC in abnormal 
operating conditions when a submodule fault occurs. This 
scheme should achieve a fail-safe operation until the next shut 
down for maintenance with increased power quality without 
incorporating any redundant components. 
 To test the developed fault diagnosis and tolerant control techniques 
on the MMC model to study the effectiveness of these methods by 
means of PSCAD simulation tool and hardware in the loop (HIL) 
testing techniques, incorporating a physical controller and a real-time 
digital simulator to prove the effectiveness of the proposed 
techniques physically as well as theoretically. 
1.3 Thesis Outline 
Chapter 2 investigates the structure, theory of operation, mathematical 
representation, and modulation of MMCs. Furthermore, the design 
considerations that should be met while selecting the ratings of MMC 
components are also investigated.  
7 
 
Chapter 3 presents a literature review over the main topics covered in 
the thesis. First, common capacitor voltage balancing techniques are 
investigated to characterise the advantages and disadvantages of each technique, 
aiming to determine the real problems associated with the process of capacitor 
voltage balancing. Then, the MMC submodule faults are mapped with the root 
cause and consequences associated with each fault. Finally, popular fault 
diagnosis and tolerant control strategies that are proposed in literature are also 
discussed. 
In Chapter 4, a new capacitor voltage balancing strategy based on 
capacitor voltage estimation techniques is presented. Two capacitor voltage 
estimation techniques based on the adaptive linear neuron (ADALINE) and 
recursive least square (RLS) algorithms are introduced, and a comparison 
between the two techniques is also conducted to select the most suitable one to 
be incorporated into the proposed capacitor voltage balancing technique. 
Moreover, two simulation models are introduced for the purpose of testing the 
proposed capacitor voltage balancing techniques under several operation 
conditions. 
Chapter 5 introduces a new fault detection technique based on capacitor 
voltage estimation algorithms, which is able to detect faults associated with 
MMC submodules. In addition, the chapter shows some simulation results that 
show the behaviour and performance of the proposed technique under different 
faulty conditions. 
Chapter 6 presents the proposed FTC technique, which is based on a 
special sorting algorithm. Moreover, the reliability of the MMC is studied 
before and after the application of the proposed technique to assess the amount 
of reliability enhancement. Finally, simulation results of the entire control 
system are discussed. 
Chapter 7 shows the validation of the proposed methods mentioned in 
Chapters 4, 5, and 6 by means of HIL of simulation through connecting a real-
time digital simulator to a real-time controller. It also presents the practical 
assessment of the proposed MMC inner control when applied in a real 
application. The assessment mainly focuses on the amount of computational 
burden of the proposed techniques. 
8 
 
Chapter 8 shows the conclusion of the thesis, focusing on the main 
contributions to the knowledge. Furthermore, it also presents some 
recommendations for future research． 
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Chapter 2 
 
 
Modular Multilevel Converters: 
Structure, Operation, and 
Modulation 
2.1 Introduction 
This chapter presents a literature review on the structure, operation, and 
modulation techniques of MMCs. First, a brief introduction about multilevel 
converters is presented. Then, an intensive investigation on the MMC is conducted 
focusing on its structure, principles of operation, and mathematical model. In 
addition, a review of the different modulation techniques used for MMCs is also 
conducted. Finally, the design considerations of MMCs are presented, showing the 
selection procedure of arm inductors and submodule capacitors. 
2.2 Multilevel Converters 
The limitations of LCC and VSC (mentioned in Chapter 1) have directed 
researchers to invent multilevel converters, which are considered very promising for 
the application of transmission and distribution systems [27]. Unlike two-level 
VSCs, multilevel converters have advantages, such as the following [28]:  
 The ability to transfer high power levels directly without the incorporation 
of interface power transformers. 
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 Improved efficiency due to the low switching frequency, which decreases 
the switching losses. 
 Improved quality of output voltage due to the high number of voltage levels 
requiring no harmonic filters. 
Features such as these have motivated researchers to implement a wide range of 
configurations for multilevel converters, as demonstrated in Figure 2.1. These are 
explained in the following subsections. 
 
Figure 2.1: Types of multilevel converters. 
 
2.2.1 Cascaded H-Bridge converter 
A cascaded multilevel inverter is formed from a series connection of H-
bridge submodules. As shown in Figure 2.2(a), the cascaded H-bridge converter is 
formed from the series connection of full bridges. Each full bridge is connected to a 
dedicated DC source [29]. The output voltage of each submodule can have three 
levels: + ௗܸ௖ , − ௗܸ௖ , or 0. The desired output voltage is achieved by the insertion and 
bypass of these bridges; thus, the output voltage is built up, as shown in 
Figure 2.2(b).  
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                  (a)                                                                  (b) 
Figure 2.2: Cascaded H-Bridge converter: a) the structure, b) the waveform of 
output voltage [27]. 
This topology has a number of advantages, such as its ability to control the 
zero-sequence component of the current [27], [29]. Moreover, there is no need for 
balancing algorithms, as it is supplied from multi-phase secondary winding 
transformers [30]. However, it suffers from many drawbacks, such as the following 
[31]: 
 They usually need a relatively high number of full bridges and isolated DC 
sources. 
 It is not easy to have bi-directional operation of the cascaded inverter because 
of the usage of isolated DC sources. 
2.2.2 Neutral-point clamped multilevel converters 
The neutral-point clamped converter is formed from four switches per arm 
instead of two switches in the two-level converters. As shown in Figure 2.3, the 
midpoint of the switches is connected to two clamping diodes [32]–[35]. The 
operation concept is similar to that of the two-level VSC, however, instead of 
generating two voltages, the neutral-point clamped multilevel converter is able to 
generate several voltage levels according to the number of capacitors or zero [36].  
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Figure 2.3: Structure of neutral-point clamped multilevel converter [27]. 
This converter offers some advantages, such as the improved quality of 
output power, decrease in ratings of the power switches due to the use of the 
clamping diodes, and elimination of the need for isolated DC sources (which was a 
main drawback in cascaded H-bridge converters) [37]–[40].  
However, this topology has some operating limitations, especially when the 
DC-link capacitor voltages are not balanced, as this will cause an elevated potential 
between the neutral and the ground, causing distortion in the output voltage. It is 
also not scalable. Moreover, clamping diodes are stressed with high voltages. 
Adding to all of this, the number of components in this converter is relatively high, 
which affects its reliability [41].  
2.2.3 Flying capacitor multilevel converters 
The flying capacitor converter has the same structure as the neutral-point 
clamped converter, where the clamping diodes are replaced with capacitors. Further, 
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another important difference is that the flying capacitor converter has a modular 
structure; this has solved the scalability problem of neutral-point clamped multilevel 
converters. As shown in Figure 2.4, every set of two switches connected to a 
capacitor forms a module [42].  
 
Figure 2.4: The structure of flying capacitor multilevel converters [27]. 
This gives an advantage of having redundant switching states, which helps 
in the regulation of capacitor voltages. Moreover, the flying capacitors provide the 
converter with energy storage, which helps in the ride-through of faults and voltage 
sags [43], [44]. However, this topology suffers from two main drawbacks [45]: 
 It is not possible to have a black start capability, as the capacitors need 
to be pre-charged. 
 There is no equal distribution between the IGBT loading. 
2.2.4 Hybrid multilevel converters 
The idea of hybrid converters has been recently formed to overcome the 
limitations and disadvantages of the standard multilevel converters. Although hybrid 
converters have many topologies, the basic concept of them is employing a two level 
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conversion stage as a phase controller to change the voltage polarity. On the other 
hand, the arm links are used to enhance the quality of the output power. This 
combination offers a reduced number of components which is translated into lower 
footprint. However, they have some limitations and challenges that are due to the 
non-standard topologies. One important disadvantage is the complexity of balancing 
the voltage of dc link capacitors or sub-module capacitors[46]–[51]. 
2.3 Modular Multilevel Converters 
Although multilevel converters have many topologies that have been 
particularly made for DC/AC transmission, the MMC is considered the most suitable 
topology for high voltage applications, especially for power transmission and 
distribution, as it was particularly made to solve all problems associated with other 
topologies. Their advantages include the potential to eliminate harmonic filters with 
a sufficient number of voltage levels, DC-link capacitors, and low switching losses 
[4], [52].  
The MMC consists of submodules connected in series forming a leg in each 
phase. The submodule can be a half bridge or a full bridge, and each submodule has 
a capacitor that buffers the energy from the DC to the AC side and vice versa; thus, 
the DC-link capacitor is not required. A high-speed bypass switch is added to the 
output port of the submodule to isolate the submodule in case of a fault.  
As shown in Figure 2.5, each phase leg is divided into two arms, the upper 
and lower [4], [52]. Each arm has identical numbers of submodules to generate 
balanced voltages in the two arms of each phase. Inductors are installed in the arms 
to smooth and filter the currents. 
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Figure 2.5: Three-phase MMC topology and internal submodule. 
2.3.1 MMC modes of operation 
To understand the operation of the MMC, it is important to understand the 
operation of the submodule. The MMC half-bridge submodule has the four 
following operating modes, and the energy is transferred through them [53], [54]: 
 Mode 1: S1 is closed; S2 is opened, and the arm has positive polarity. The 
current flows into the capacitor charging it, and the submodule capacitor is 
in circuit (Figure 2.6(a)). 
 Mode 2: S1 is opened; S2 is closed, and the arm has positive polarity. The 
submodule capacitor is bypassed, and the current flows towards the next 
submodule, keeping the capacitor charge constant and then the submodule is 
bypassed (Figure 2.6(b)). 
 Mode 3: S1 is closed; S2 is opened, and the arm has negative polarity. The 
capacitor starts to discharge and then the submodule is in circuit (Figure 
2.6(c)). 
 Mode 4: S1 is opened; S2 is closed, and the arm has negative polarity. The 
current flows towards the next module, keeping the capacitor charge constant 
and then the submodule is bypassed (Figure 2.6(d)). 
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Figure.2.6: Different operating modes of MMC submodules. 
 
2.3.2 MMC mathematical model 
The converter arms are represented by variable capacitors as shown in 
Figure 2.7, which are connected in series with the arm resistance and inductance. 
The following has been assumed: 
1. The number of submodules per arm is infinite. 
2. The switching frequency is infinite. 
These assumptions will help in simplifying the analysis and in obtaining insight into 
the fundamental behaviour of the circuit, as the output voltage can be considered to 
be sinusoidal and to be the ideal voltage balance between the arms.  
 
Figure 2.7: MMC average circuit diagram. 
The arm capacitance insertion is represented with a modulation value ݉௨ for 
the upper arm and ݉௟ for the lower arm, while ݉௫ is varied from 0 to 1. When 
݉௫ =  0, this indicates that all submodules are bypassed, and when ݉௫ = 1, this 
indicates that all submodules are inserted. The value ∑ ݒ௖௫௜ே௜ୀଵ  is the sum of arm 
capacitor voltages [55]–[58]. The arm voltages are given by: 
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ݒ௨(ݐ) = ݉௨. ∑ ݒ௖௨௜ ,ே௜ୀଵ          (2.1) 
ݒ௟(ݐ) = ݉௟ . ∑ ݒ௖௟௜ .ே௜ୀଵ           (2.2) 
 The effective arm capacitance is given by:  
ܥ௘௙௙௨ =
஼ೄಾ
ே.௠ೠ(௧)
,              (2.3) 
ܥ௘௙௙௟ =
஼ೄಾ
ே.௠೗(௧)
 ,         (2.4) 
where ܥௌெ is the capacitance of one submodule and N is the number of submodules 
per arm. 
If the arm currents are ݅௨(ݐ) and ݅௟(ݐ) for the upper and lower arms, respectively, the 
governing differential equation is: 
ௗ ∑ ௩೎ೠ೔ಿ೔సభ
ௗ௧
= ௜ೠ(௧)
஼೐೑೑ೠ
,         (2.5) 
ௗ ∑ ௩೎೗೔ಿ೔సభ
ௗ௧
= ௜೗(௧)
஼೐೑೑೗
.         (2.6) 
The output ac current ݅௔௖ is given by: 
݅௔௖ = ݅௨ − ݅௟.             (2.7) 
The current ݅ௗ௜௙௙ is the differential current that flows in the phase leg; this current 
receives an equal contribution from the upper and lower arms because it is assumed 
that the arm voltages are balanced. In terms of this current, the currents of the upper 
and lower arms are expressed by: 
݅௨ = ݅ௗ௜௙௙ +
௜ೌ೎
ଶ
,          (2.8) 
݅௟ = ݅ௗ௜௙௙ −
௜ೌ೎
ଶ
.              (2.9) 
Adding (2.5) and (2.6) gives:  
݅ௗ௜௙௙ୀ
௜ೠା௜೗
ଶ
.            (2.10) 
It is important to mention that the differential current does not contribute to the AC 
output current. However, it circulates inside the converter, increasing its losses and 
affecting its performance [4], [59]. 
The capacitor voltage dynamics can be expressed for the upper and lower 
arms by:  
ௗ ∑ ௩೎ೠ೔ಿ೔సభ
ௗ௧
= ே.௠ೠ.௜ೠ
஼ೄಾ
,       (2.11) 
ௗ ∑ ௩೎೗೔ಿ೔సభ
ௗ௧
= ே.௠೗.௜೗
஼ೄಾ
 .                  (2.12) 
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Applying the Kirchhoff voltage law to the circuit shown in Figure 2.7, the output 
AC voltage can be expressed as:  
ݒ௢ =
௏೏೎
ଶ
− ܴ௔௥௠݅௨ − ܮ௔௥௠
ௗ௜ೠ
ௗ௧
− ݉௨ ∑ ݒ௖௨௜,ே௜ୀଵ       (2.13) 
ݒ௢ = −
௏೏೎
ଶ
+ ܴ௔௥௠݅௟ + ܮ௔௥௠
ௗ௜೗
ௗ௧
+ ݉௟ ∑ ݒ௖௟௜.ே௜ୀଵ      (2.14) 
Subtracting (2.13) from (2.14), the differential of ݅ௗ௜௙௙ can be expressed as: 
ௗ௜೏೔೑೑
ௗ௧
= ௏೏೎ିோೌೝ೘௜೏೔೑೑ି௠೗
∑ ௩೎೗೔ಿ೔సభ ି௠ೠ ∑ ௩೎ೠ೔
ಿ
೔సభ
ଶ௅ೌೝ೘
.     (2.15) 
From (2.13) and (2.14) and substituting for the currents from (2.7) in (2.15), the 
differential equations for the phase leg are given by: 
ௗ
ௗ௧
቎
݅ௗ௜௙௙
∑ ݒ௖௨௜ே௜ୀଵ
∑ ݒ௖௟௜ே௜ୀଵ
቏ =
ۏ
ێ
ێ
ێ
ۍ−
ோೌೝ೘
ଶ௅ೌೝ೘
− ௠ೠ
ଶ௅ೌೝ೘
− ௠೗
ଶ௅ೌೝ೘
ே௠ೠ
஼ೄಾ
0 0
+ ே௠೗
஼ೄಾ
0 0 ے
ۑ
ۑ
ۑ
ې
቎
݅ௗ௜௙௙
∑ ݒ௖௨௜ே௜ୀଵ
∑ ݒ௖௟௜ே௜ୀଵ
቏ +
ۏ
ێ
ێ
ێ
ۍ
௏೏೎
ଶ௅ೌೝ೘
ே௠ೠ௜ೌ೎
ଶ஼ೄಾ
− ே௠೗௜ೌ೎
ଶ஼ೄಾ ے
ۑ
ۑ
ۑ
ې
     (2.16)                                   
As shown in (2.13) and (2.14), the output voltage, ݁௩ does not depend on the 
differential current, ݅ௗ௜௙௙. Moreover, the value of the differential current depends 
only on the voltage of the inserted submodules, as given in (2.16). This means that 
this current can be decreased without affecting the output power. 
2.4 Modulation Techniques of the MMC 
The modulation techniques used for MMCs are considered extremely 
important since they are responsible for inserting and bypassing submodules, which 
means that they control the whole performance of the MMC. Many researchers have 
developed various types of switching algorithms for MMCs; however, MMC 
modulation techniques can be divided into three main categories: reference signal-
based, carrier-based, and nearest level modulation. The following subsections 
illustrate the main idea behind each technique. Then, they show the selected 
technique to be used in the modelled MMC, explaining the reasons for this selection. 
2.4.1 Space vector modulation 
Space vector modulation (SVM) is commonly used in two-level VSCs. 
However, some researchers have proposed it for the switching of MMCs due to its 
attractive advantages, such as [60], [61] the following: 
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i) ability to be implemented digitally, 
ii) reduction of the total harmonic distortion (THD) of output voltage and 
current waveforms, 
iii) optimisation of switching sequences. 
Moreover, SVM for two-level VSC is extended to suit the N level MMC [61]. As 
shown in Figure 2.8, the possible switching states for an N level MMC is 2ேିଵ. 
These states are represented in a 3 x N matrix called ܪ௔௕௖: 
ܪ௔௕௖ = ൥
ℎ௔ଵ ℎ௔ଶ …
ℎ௕ଵ ℎ௕ଶ …
ℎ௖ଵ ℎ௖ଶ …
ℎ௔ே
ℎ௕ே
       ℎ௖ே       
൩      (2.17) 
 
Figure 2.8: Switching plan of space vector for an N level MMC [61]. 
The reference voltage is generated by multiplying the switching-state matrix, ܪ௔௕௖ 
by the submodule capacitor voltages: 
௥ܸ௘௙,௔௕௖ = ܪ௔௕௖ݔሾݒ௖ଵ ݒ௖ଶ  … ݒ௖ேሿ      (2.18) 
Similar to the two-level converters, the reference vector is obtained from the nearest 
stationary vectors, which form a triangle, as shown in Figure 2.9. The dwell times 
of the stationary vectors are calculated from equations (2.19) and (2.20): 
௥ܸ௘௙ሬሬሬሬሬሬሬԦ ௦ܶ = ଵܸ,ேሬሬሬሬሬሬሬԦ ݐଵ,ே + ଶܸ,ேሬሬሬሬሬሬሬԦ ݐଶ,ே + ଷܸ,ேሬሬሬሬሬሬሬԦ ݐଷ,ே,     (2.19) 
௦ܶ = ݐଵ,ே + ݐଶ,ே + ݐଷ,ே.      (2.20) 
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Figure 2.9: The triangle of stationary vectors [61]. 
It is obvious that the implementation process of the SVM technique is very 
complex due to the high number of switching states. For example, for a 401-level 
MMC, the algorithm needs to select from 5 ݔ 10ଵଶ଴. This makes it not recommended 
for many MMC applications, especially those that have a high number of voltage 
levels. 
2.4.2 Nearest level modulation 
The nearest level modulation (NLM) is a simple technique for the direct 
switching of submodules based on their capacitor voltages and their closeness to the 
reference signal. First, the required number of voltage levels to be included is 
determined according to equation (2.21): 
݊ைே ௫ = ݎ݋ݑ݊݀ ቂܰ ቀ
ଵ
ଶ
± ௏ೝ೐೑(௧)
௏೏೎
ቁቃ.      (2.21) 
The number of bypassed modules is calculated from equation (2.22): 
݊ைிி ௫ = ܰ − ݊ைே ௫ + 1.       (2.22) 
The average value of the capacitor voltages of the inserted submodules will 
equal the desired reference of the output voltage, as demonstrated in Figure 2.10 
[57], [58].  
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Figure 2.10: The NLM technique [45]. 
The main advantage of this method is its simplicity, as it can be implemented 
easily on industrial computers due to the small number of calculations. However, 
this switching algorithm suffers from a main drawback, which is its relatively high 
harmonic content that makes it unsuitable for MMCs with a low or medium number 
of voltage levels [57]. 
2.4.3 Carrier-based pulse-width modulation 
Many carrier-based pulse-width modulation (PWM) based switching 
algorithms have been proposed in literature [62], [63]. However, there are two major 
techniques that are commonly used for switching MMCs. The first is the level shifted 
PWM (LS-PWM). In this technique, each level has a dedicated triangular waveform, 
as shown in Figure 2.11. The triangular waveforms are displaced from each other by 
a pre-defined time interval. A sinusoidal reference voltage is compared with the 
carrier waves to generate the firing signals for the submodules.  
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Figure 2.11: The LS-PWM technique. 
The second technique is the phase-shifted pulse-width modulation (PS-PWM), 
which is one of the well-known carrier-based techniques. As illustrated in Figure 
2.12, each submodule has a dedicated triangular carrier waveform with the same 
magnitude but with a different phase shift.  
 
Figure 2.12: The PS-PWM technique. 
The switching signals for a submodule result from comparing its corresponding 
carrier wave with the sinusoidal voltage reference signal ݒ௢∗. The phase shift between 
each consecutive carrier signals is given by:  
ߠ = ଷ଺଴
ேିଵ
.        (2.23) 
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Table 2.1 presents a comparison between the above mentioned techniques 
from the point of view of complexity, output power quality and the natural balancing 
of capacitor voltages. 
Table 2.1: Comparison between different switching algorithms used for MMCs. 
Switching 
algorithm 
Ease of 
implementation 
Quality of output 
power 
Natural 
balancing 
Space vector 
modulation 
Very complex High Good 
Nearest level 
modulation 
Simple Low (particularly 
for low number of 
levels) 
Bad 
Level shifted 
PWM 
Moderate Moderate Worst 
Phase shifted 
PWM 
Moderate Moderate Acceptable 
According to the table, the PS-PWM method is selected to be used in the 
MMC model in this thesis due to the numerous advantages, such as the ease of 
implementation, the reduced losses due to the reduced switching frequency, and the 
stable performance during dynamic changes. 
2.5 Design Considerations of MMCs 
The following subsections show the design considerations of the MMC and 
the selection process of its parameters, particularly the procedure of selecting the 
submodule capacitor and arm inductor. It is important to mention that the sizing of 
these elements is very important for proper operation of the MMC. 
2.5.1 Submodule capacitance 
The capacitance is calculated based on the energy variation inside the 
capacitor. Assume that the current passes through the capacitor is ݅௖ and that the 
voltage across it is ݒ௖. Then, the energy variation inside one capacitor during a period 
between ݐଵ and ݐଶ is: 
׬ ݒ௖  ݅௖ ݀ݐ =  
஼ ൫௏మమି௏భమ൯
ଶ
௧మ
௧భ
.       (2.24) 
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The capacitor voltage change is from ଵܸ and ଶܸ. Since the MMC is formed from a 
series connection of submodules, (2.24) can be applied for the whole arm instead of 
one submodule. The energy variation inside the upper arm (since both arms are 
identical) is: 
∆݁௨ = ׬ ݒ௨  ݅௨ ݀ݐ.        (2.25) 
Ignoring the power losses and the arm inductor voltages and assuming that output 
voltage ݒ௢ has a pure sinusoidal waveform, the voltage of the upper arm given in 
(2.26) can be rewritten as: 
ݒ௨ =
௏೏೎
ଶ
− ݒ௢.       (2.26) 
The steady state representation of the output voltage and output current is given by: 
ݒ௢ = ௢ܸ෡ cos(߱ݐ),       (2.27) 
݅௢ = ܫ௢෡ cos(߱ݐ − ߮),                  (2.28) 
where ௢ܸ෡  and ܫ௢෡  are the maximum values of the output voltage and output current, 
respectively. Since the power losses are ignored, the active output power can be 
expressed as: 
ܲ = ௏೚
෢ூ೚෡ ୡ୭ୱ(ఝ)
ଶ
.        (2.29) 
With the aid of (2.25) and (2.29), the energy variation of the arm as a function of the 
output active power can be expressed as [64]: 
∆݁௨ =
௉ ൫௦௜௡(ఠ௧ିఝ)൯
ఠ ୡ୭ୱ (ఝ)
− ௦௜௡(ଶఠ௧ିఝ)
ସ
− ୡ୭ୱ (ఝ)௦௜௡(ఠ௧)
ଶ
.    (2.30) 
Assuming that the allowable percentage of ripple is ݇ ௥௜௣௣௟௘ ௠௔௫, according to 
(2.30), the voltage will vary between ௖ܸ and (1+݇௥௜௣௣௟௘ ௠௔௫) ௖ܸ. The cell capacitance 
must be chosen such that the maximum value of the energy variation, ∆݁௣ ௠௔௫, is 
smaller than this variation as per (2.31) [64]: 
∆݁௣ ௠௔௫ <
ே ஼ೄಾ ௏೎మ ቀ൫ଵା௞ೝ೔೛೛೗೐ ೘ೌೣ൯
మ
ିଵቁ
ଶ
.      (2.31) 
After rearranging (2.31), the value of the capacitor, ܥௌெ, must satisfy the following: 
ܥௌெ >
ଶ ∆௘೛ ೘ೌೣ 
ே ௏೎మ ൫ଵା௞ೝ೔೛೛೗೐ ೘ೌೣ൯
మ.      (2.32) 
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2.5.2 Arm inductance 
As mentioned before, arm inductors play a valuable role in the MMC, as they 
are responsible for limiting the differential and transient currents that may develop 
during DC faults [65]. They also help in the correction of the total reactance of the 
system. Thus, the size of arm inductors should be carefully selected to limit DC fault 
currents to a value that is by far lower than the rating of the MMC IGBT switches 
[66]. To facilitate the estimation of differential current ripples, the maximum voltage 
across the arm is assumed to be equal to the submodule capacitor voltage. 
Additionally, the average value for changing the switching states is assumed to be 
ೞ்
ଶ ே
 where ܶ ௦ is the switching cycle of the IGBT. In this case, the peak-to-peak ripples 
imposed in the differential current can be calculated according to: 
∆݅ௗ௜௙௙ =
௩೎ ೞ்
ସ ே௅ೌೝ೘ 
.       (2.33) 
Each arm inductor is subjected to half of the peak-to-peak ripples. In this case, after 
rearranging (2.33), the arm inductor should be selected according to [66]: 
ܮ௔௥௠ >
௏೎ ೞ்
଼ ே∆௜೏೔೑೑ 
.       (2.34) 
2.6 Chapter Summary 
This chapter has presented a detailed review of different types of multilevel 
converters used for DC/AC conversion with particular focus on the MMC, including 
its structure, operation, and control concepts. Furthermore, it presented the popular 
switching algorithms used for the firing of MMC submodules, mentioning the 
selected switching algorithm used in the simulation. Then, the design considerations 
of the MMC were presented, focusing on the procedure of selecting the size of 
submodule capacitors and arm inductors. 
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Chapter 3 
 
 
Review of Capacitor Voltage 
Balancing, Fault Detection, and 
Fault Tolerant Control Techniques 
of Modular Multilevel Converters 
3.1 Introduction 
This chapter presents a literature review on the main topics of the thesis. 
First, a review of the different techniques of capacitor voltage balancing in MMCs 
is presented. Then, the MMC submodule faults are investigated, explaining the root 
cause of each fault consequence. In addition, the concepts of fault detection and 
tolerant control are discussed with a comprehensive investigation of common MMC 
fault diagnosis and tolerant control strategies. 
3.2 Capacitor Voltage Balancing of MMC Submodules 
Having series-connected submodules with unequal floating capacitor 
voltages cannot be accepted, as this condition will increase the differential current 
and thus, increasing the ripple content in the submodule capacitor voltages which 
means that the harmonics inside the DC-link voltage will be increased [19]. Thus, 
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capacitor voltages should follow a pre-defined reference signal. Moreover, these 
voltages should be balanced to lower the differential current and converter losses 
[20]. Many strategies have been proposed in order to balance the voltages of the 
submodule capacitors by forcing the capacitor voltages to follow a desired value for 
the purpose of reducing ripples in these voltages, eliminating the AC components 
that are found in the differential current and enhancing the quality of the output 
power [67]. The following subsections show the most popular control strategies that 
are used in the industry. 
3.2.1 Capacitor voltage balancing based on energy control 
In this method, the capacitor voltages are balanced by controlling the total 
energy stored in the leg and the differential energy between the upper and lower 
arms [68]. As shown in Figure 3.1, the first step in this method is the measurement 
of submodule capacitor voltages, and then the energy stored in each arm is calculated 
with the aid of these voltages.  
 
Figure 3.1: Block diagram of capacitor voltage balancing based on energy control. 
A reference signal for the desired energy level is received as input to the 
controller. This reference is calculated based on the reference value of the output 
voltage, ݒ௢∗. By knowing the energy stored in the arms and the reference value of the 
energy, the modulating signals (݉௨ and ݉௟) for the upper and lower arms are 
calculation of energy 
stored in each arm
Setting the reference 
value of energy level 
based on the 
reference output 
voltage
calculating the error 
between the 
reference and actual 
energies
Passing the error 
through a PID 
controller
Generating 
modulation signals
Measurement of 
submodule voltages
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generated. These modulating signals are then passed through a suitable switching 
algorithm to insert or bypass different submodules [68]. 
The performance of this method is good, as it always succeeds in balancing the 
voltages, even in fast dynamic actions; however, it suffers from some drawbacks, 
such as a distortion in the output current because of the continuous inserting and 
bypassing of submodules [68]. Moreover, this method is complex due to the large 
number of calculations and high number of control loops. It also needs continuous 
measurements of a large number of signals, such as submodule capacitor voltages 
and arm currents. 
3.2.2 Capacitor voltage balancing based on distributed control 
This method was particularly developed to solve some of the problems 
associated with the energy balancing control, particularly the distorted output power 
and the complex calculations and control loops [20]. As illustrated in Figure 3.2, the 
distributed control technique consists of two main parts.  
 
Figure 3.2: Block diagram of capacitor voltage balancing on based distributed 
control. 
The first is the average control of the submodule capacitors, while the second 
is the balancing control. The average control uses a proportional-integral-derivative 
(PID) controller to make the average voltage of the whole leg reach the desired 
reference voltage, ݒ௖∗. The balancing control has N control loops; each loop utilises 
a P controller for each submodule to enable its capacitor voltage to reach the desired 
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voltage. Both averaging and balancing control loops need the measurement of the 
submodule capacitors. The performance of this method is more attractive compared 
to the energy control, as it is very fast in tracking the reference voltages and thus 
balancing the voltages, and simultaneously, the distortion in the output power has 
significantly enhanced [20]. The main drawback of this method is the high content 
of differential current, as it remains at 70% of its original value. Moreover, it is 
considered complex when applied to MMC with a high number of voltage levels 
since each leg must be equipped by (2N + 1) P/PI control loops [69]. This method 
will be explained in detail later, as it is a part of the proposed control. 
3.2.3 Capacitor voltage balancing based on reduced switching 
frequency modulation 
This technique was developed to provide a simple method for balancing the 
capacitor voltages instead of depending on complex techniques, as illustrated in the 
two previous methods.  
In this method, first, the arm current is observed to determine whether it is 
charging or discharging the submodules. In the case of charging the capacitors, the 
algorithm calculates the number of submodules that need to be inserted on ௡ܰ௘௪ 
based on the measured capacitor voltages. Then, it calculates the difference between 
this number and the old number of submodules that is already inserted (∆ ௢ܰ௡ =
௢ܰ௡ − ௢ܰ௡೚೗೏). If the ∆ ௢ܰ௡ is zero, then the switching is kept as it is and nothing 
changes. However, if the ∆ ௢ܰ௡ is greater than zero, the arm current is checked to 
determine whether it is charging or recharging the arm capacitors. If the arm current 
݅௔௥௠ is higher than zero, the algorithm inserts ∆ ௢ܰ௡ submodules that have the lowest 
voltages, while the algorithm bypasses ∆ ௢ܰ௡ submodules that have the highest 
voltage if the ݅௔௥௠ is less than zero. Finally, if the ∆ ௢ܰ௡ is lower than zero and the 
arm current ݅௔௥௠ is higher than zero, the algorithm inserts ∆ ௢ܰ௡ submodules that 
have the highest voltages, while the algorithm bypasses ∆ ௢ܰ௡ submodules that have 
lowest voltages if the ݅௔௥௠ is less than zero [70]. Figure 3.3 shows the flow chart of 
the reduced switching frequency technique.  
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Figure 3.3: Block diagram of capacitor voltage balancing based on reduced 
switching frequency [70]. 
It is clear that this method enhances the performance of the MMC since the 
converter losses are lowered due to the relatively low switching frequency. 
Moreover, there are no complex calculations or sophisticated PID control loops, 
which makes it simpler than other techniques. However, the ripples of capacitor 
voltages are increased due to the increased voltage bandwidth, which means that the 
differential current will be increased. Another drawback is that it still needs the 
measurement of each capacitor voltage. 
3.2.4 Capacitor voltage balancing based on sorting algorithms 
Like the previous method, this method aims to reduce the switching 
frequency of the submodule IGBTs through applying a simple sorting algorithm 
while considering reducing the ripple content. The algorithm depends on two sorting 
structures and a comparator that selects the submodules that need to be inserted. The 
first stage of applying the algorithm is the sorting stage. From its name, as shown in 
Figure 3.4, the role of this stage is to sort the submodules in a pre-defined order to 
be ready for either insertion or disconnection [71].  
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Figure 3.4: Block diagram of the conventional sorting algorithm based capacitor 
voltage balancing algorithm [71]. 
 
First, the capacitor voltages are multiplied by the sign of the arm current. The 
modified submodule capacitor voltage is given by: 
ݒ௖௫௝ᇱ = (−ݏ݅݃݊ ݅௫) ݒ௖௫௝,       (3.1) 
where x denotes the location of the arm, whether it is upper or lower, and j is the 
number of submodules. The modified capacitor voltages, ݒ௖௫௝ᇱ , are then sorted in 
descending order. The algorithm scans the sorted list of the submodules to prepare 
them for activation. Submodules that will be activated are those with an activation 
order below or equal to the number of required submodules,  ݊௥௘௤. 
The direct application of this algorithm fails to reduce the switching losses, 
as it creates many additional switching states, which increase the switching 
frequency. Thus, a modification to this algorithm has to be made to restrict the 
number of connected submodules. This restriction is achieved by multiplying the 
switching states by a factor, ∆ܭ, which is varied between 0 and 1, to enable the 
sorting algorithm to distinguish between the voltages of the inserted and bypassed 
submodules [71]. 
The block diagram of the modified algorithm is shown in Figure 3.5. In this 
case, the sorting stage will see a virtual voltage with a value of: 
ݒ௖௫௝
,, = ݒ௖௫௝ᇱ + ∆ܭ.  ܵ௫௝.         (3.2) 
This means that, when submodules are connected, the virtual voltage will be: 
ݒ௖௫௝
,, = ݒ௖௫௝ᇱ + ∆ܭ,          (3.3) 
while, for bypassed submodules, the virtual voltage will be: 
ݒ௖௫௝
,, = ݒ௖௫௝ᇱ .        (3.4) 
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Figure 3.5: Block diagram of the modified sorting algorithm based capacitor 
voltage balancing algorithm [71]. 
The selection of the ∆ܭ should be carefully chosen for the necessary 
separation gap between the inserted and bypassed capacitor voltages. This method 
has a robust performance in terms of balancing the capacitor voltages, reducing the 
switching losses, and lowering the ripple content. However, it requires the 
measurements of all submodule capacitor voltages and the arm current, which 
increases the cost of the strategy. Moreover, applying the submodule restriction 
concept adds some complexity to the algorithm.  
All capacitor voltage balancing techniques discussed in this chapter have a 
common drawback, which is their need for capacitor voltage measurements. These 
measurements not only add a large number of sensors but also require a high number 
of communication channels to transmit these signals. This has prompted the author 
to develop a new capacitor voltage balancing technique (presented in Chapter 4) that 
does not depend on the measurement of submodule capacitor voltages. 
3.3 The MMC Submodule Faults 
According to the literature, there are different types of submodule faults that 
can strike MMCs and affect their operation [26]. Since MMCs are used in important 
applications and are a big investment, it is extremely important to detect these faults 
very quickly to protect the whole system from sudden failures. For this particular 
purpose, the submodule faults are investigated in the following subsections. 
Moreover, popular fault detection techniques are discussed to discover the 
advantages and disadvantages of each method and to highlight what is needed in the 
process of fault detection of MMCs. 
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3.3.1 Faults in power electronic devices 
The IGBT operation is always linked to the presence of freewheeling diodes. 
This is simply because the IGBT cannot function correctly without having a 
freewheeling diode dissipating the excess power due to the IGBT turn-off action. 
All of faults inside the power electronic device faults always depend on the 
semiconductor physics. Power electronic device faults are either open circuit faults 
or short circuit faults.  
Table 3.1 shows the main causes of each fault type and their corresponding 
consequences [72]–[74].  
Table 3.1: Faults in submodule IGBTs. 
Fault Type Failure Mechanism Consequences 
Open circuit Bond wire rupture 1) Pulsating current 
2) Distortion in output current 
and voltage 
Gate driver failure 
Short circuit High voltage breakdown Overheating in a few cells at 
first, spreading to other cells 
and leading to complete failure 
Static/ dynamic latch up (a 
low impedance path between 
the two regions) 
Energy shocks 
In case of having an open circuit fault in the upper submodule switch, the 
negative capacitor current is blocked. As a result, the only path for this current is the 
lower freewheeling diode.  
The same case occurs for the lower switch of the submodule, but the 
capacitor current is positive. Table 3.2 illustrates the behaviour of arm currents and 
submodule voltages in case an open circuit fault. 
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Table 3.2: Relationship between submodule output voltage and arm currents during 
open circuit faults. 
The state of the 
submodule 
The sign of 
the arm 
current 
The submodule output voltage 
Normal 
operation 
Upper switch 
open circuit 
fault 
Lower switch 
open circuit 
fault 
Bypassed 
+ve ௖ܸ ௖ܸ ௖ܸ 
-ve ௖ܸ 0 ௖ܸ 
Inserted 
+ve 0 0 ௖ܸ 
-ve 0 0 0 
Regarding switch short circuit faults, the behaviour is different, as the output 
voltage will equal the capacitor voltage when the upper switch is short circuited. 
When the short circuit is applied to the lower switch, the submodule output voltage 
is equal to zero. Table 3.3 describes the relationship between the arm current and 
submodule output voltage during switch short circuit faults.  
Table 3.3: Relationship between submodule output voltage and arm currents during 
short circuit faults. 
The state of the 
submodule 
The sign of 
the arm 
current 
The submodule output voltage 
Normal 
operation 
Upper switch 
open circuit 
fault 
Lower switch 
open circuit 
fault 
Bypassed +ve ௖ܸ ௖ܸ 0 
-ve ௖ܸ ௖ܸ 0 
Inserted +ve 0 ௖ܸ 0 
-ve 0 ௖ܸ 0 
It is important to mention that in case of open circuit faults, there is no threat 
on the safety of the converter or the whole system since the consequences are related 
to the power quality so there is no real need to shut off the converter. On the other 
hand, if the submodule is subjected to a short circuit fault in the power electronic 
device, it is a must to disconnect the submodule immediately [26]. 
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3.3.2 Faults in submodule capacitors 
The submodule capacitor plays an essential role in the operation of the 
MMC; however, it may suffer from a lot of problems that can severely affect their 
operation, such as sensitivity to temperature and frequency. One of the most critical 
problems is the wear-out degradation failure. The main consequence of this failure 
is the increased equivalent series resistance (ESR). This ESR increase affects the 
rate of charge and discharge and then the whole operation of the capacitor [75]–[77]. 
In addition to the wear-out failure, the submodule capacitor may be exposed to open 
circuit and short circuit failures, as shown in Table 3.4.  
Table 3.4: Faults in submodule capacitors. 
Fault Type Failure Mechanism Consequences 
Open circuit Leakage of electrolyte 
dielectric material 
1) Increase in the capacitor voltage, 
current, and temperature. 
2) Mechanical vibration 
Loose connections of 
terminals 
Short circuit Dielectric breakdown Increase in the capacitor voltage, 
current, and temperature 
Fault in 
capacitor 
structure 
Change in the electrolytic 
capacitor structure and 
capacitance value 
Increase in the capacitor voltage, 
current, and temperature 
The capacitor short circuit fault is the only fault type that needs the converter to be 
shut off, while, in all other fault types, it is not required to shut off the converter 
[75]. The detection of capacitor faults is not considered in this thesis, as it is a 
different topic that depends on the monitoring of the capacitor life time. 
3.4 The Concept of Fault Detection 
The electric fault is defined by any failure associated with a device or with 
components inside the electric system [78], [79]. The fault detection scheme is 
responsible for continuous monitoring of the system for the purpose of detecting 
different types of faults, locating the fault, and diagnosing the cause of the fault. As 
per Figure 3.6, fault detection strategies can be divided into two main types.  
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Figure 3.6: Types of fault detection techniques. 
The first is the hardware-based fault detection and the second is the software-
based fault detection.  
3.4.1 Hardware-based fault detection 
Hardware-based fault detection strategies depend on adding extra sensors or 
special power circuits that are dedicated to monitoring the whole system. They can 
easily detect the fault by comparing the measured signals with pre-defined 
thresholds. When the measured signals exceed these thresholds, the fault detection 
unit (FDU) considers this a fault incident; thus, this fault can be easily located [23], 
[26]. Hardware-based FDUs are commonly used in many applications, and they are 
famous for their accuracy. However, they have some disadvantages that can be 
summarised in the following points: 
 Adding extra system components for the system will increase the cost. 
 The system will be more complicated, and more space will be consumed. 
 The increased number of components will reduce the reliability of the 
entire system. 
3.4.2 Software-based fault detection 
The software-based FDUs depend on figuring out the different states of the 
system through the estimate of these states, comparing it with their corresponding 
actual states [80], [81]. The system states can be identified from the mathematical 
model of the system. In this case, the FDU will be a model-based unit or can be 
obtained from the analysis of historical fault data, in which case, the FDU will be 
knowledge based [80]. 
Fault 
detection 
techniques
Hardware 
based
Software 
based
Model based
Observer 
based
Parameter 
estimation
Knowledge 
based
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Regarding the model-based fault detection strategies, the first step in the 
design of such techniques is building the mathematical model of the system that 
needs to be protected. Then, there are two main directions. The first is to utilise an 
observer and compare actual measured signals with their corresponding observed 
signals. A fault is detected when a large error between the actual signals and their 
observation is created. The second route is estimating some signals and comparing 
them with the actual signals. If there is an inconsistency between the estimation and 
the actual signals, this is considered to be a fault event [81]. These methods are very 
attractive for researchers since they are accurate and do not need any extra sensors 
or additional circuits. However, there is a real challenge in these methods, which is 
the guarantee of the accuracy of the estimation or observation methods to achieve 
the selectivity of the FDU and at the same time prevent false fault detection. 
Regarding the knowledge-based methods, these methods are attractive in 
very limited cases where there is a real difficulty in emphasising the mathematical 
model of the system. Thus, the FDU is designed based on historical fault data, and 
then a suitable artificial intelligent technique is trained using this data to be able to 
detect similar faults in the future [26], [82], [83]. The main problems associated with 
the knowledge-based methods are: 
 They require a large number of training points, which consume a lot of 
effort. 
 Their accuracy is not guaranteed if some of the system inputs are 
changed. 
3.5 Fault Detection Techniques in MMCs 
There has not been much research conducted in the area of fault detection in 
MMCs. Most of the proposed methods in literature are classified as hardware 
techniques. The following subsections present the popular fault detection methods 
proposed in the past. 
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3.5.1 IGBT fault detection using the rate of change of the 
collector current 
This method is a hardware-based technique that is dedicated to detecting 
faults inside IGBTs. It depends on measuring the rate of change of the collector 
current ௗ௜೎
ௗ௧
 using the circuit shown in Figure 3.7. This value is compared with a pre-
defined threshold, and if it exceeds this threshold, the FDU sends a signal indicating 
a fault incident [84].  
 
Figure 3.7: The ௗ௜೎
ௗ௧
 measuring circuit [84]. 
 
This method is very accurate, as each IGBT has its own monitoring circuit. 
However, the cost of this method is extremely high since each IGBT has a 
sophisticated monitoring circuit [84]. Moreover, it is not capable of differentiating 
between open circuit and short circuit faults. 
3.5.2 IGBT fault detection using the behaviour of the gate voltage 
This method is also a hardware-based technique that depends on the charge 
rate of the gate voltage. As shown in Figure 3.8, the energy of the gate voltage is 
determined based on the value of the gate voltage and on monitoring the turn-on 
period. The calculated value of the energy is compared with different thresholds to 
classify whether the IGBT is healthy or in a fault condition [85].  
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Figure 3.8: Gate voltage-based fault detection circuit [85]. 
The important advantage of this method over the previously mentioned 
method is its ability to differentiate between open circuit and short circuit faults, as 
each fault has its dedicated threshold. However, this method still increases the cost 
of the FDU because of the need to have a dedicated measured signal for each IGBT 
[85]. Moreover, the fault detection circuit is very complex, and it is difficult to be 
integrated inside the IGBT. 
3.5.3 Submodule fault detection using the measurements of 
submodule output voltage 
All abovementioned fault detection techniques suffer from a common 
disadvantage, which is the complexity of the hardware circuit. This method, which 
is classified as a hardware method, was designed to eliminate this drawback through 
the implementation of a simple hardware circuit. The fault detection technique 
depends on a new measurement location. Instead of measuring the capacitor voltage, 
this fault detection strategy depends on the measurement of submodule output 
voltage [86]. Additionally, to avoid adding extra measurements, the submodule 
capacitor voltage is derived from the submodule output voltage, as demonstrated in 
Figure 3.9.  
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The capacitor voltage can be estimated by checking whether the state of the 
submodule is inserted or bypassed. If the submodule is inserted, then the capacitor 
voltage is equal to the submodule output voltage. However, if the cell is bypassed, 
the capacitor voltage will remain as it is.  
 
Figure 3.9: Block diagram of the submodule output voltage and derivation of 
capacitor voltage [86]. 
As shown in Figure 3.10, the fault detection strategy depends on the 
continuous comparison between the submodule output voltage, ௢ܸ௠ and ௠ܸ௜௡, which 
is a value lower than all other capacitor voltages. The output of this comparison and 
the submodule switching signal are passed through an exclusive disjunction or 
‘exclusive or’ (XOR). In normal operation, the submodule output voltage, ௢ܸ௠, 
should have 0 V, providing that the submodule is bypassed, and in this case, the 
output of the XOR should be low.  
 
Figure 3.10: Flowchart of submodule output voltage-based fault detection [86]. 
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While in the case of a fault, the output of the XOR will be high, as the voltage 
across the lower IGBT will no longer remain zero. Thus, the fault condition can be 
easily detected. This method has many advantages; it can detect both open circuit 
and short circuit faults and is very sensitive and fast. Nonetheless, it suffers from 
many drawbacks, which can be summarised in the following points [86]: 
 This method needs the continuous measurement of submodule output voltage 
instead of capacitor voltage, which is not standard and requires extra 
measurement circuits. 
 The capacitor voltages, which are mandatory for the control of the MMC, 
are derived from the submodule output voltage; this is not accurate and can 
form a threat for the MMC operation. 
 The high sensitivity of this method can lead to malfunction since the decision 
is based on one factor, which is the submodule output voltage. 
3.5.4 IGBT fault detection using artificial neural networks 
This method is a knowledge-based software technique, which depends on the 
historical data of the MMC output voltage and current because they can be affected 
if any IGBT has either an open circuit or short circuit. If one of the IGBTs has an 
open circuit fault, the output voltage of the MMC is then distorted and decreased by 
a considerable value. On the other hand, if any IGBT has a short circuit fault, then 
the output current is increased by about 1.5 its normal value. As shown in Figure 
3.11, an artificial neural network (ANN) is trained with the aid of an output voltage 
and output current histogram through which its elements have been captured in many 
normal and abnormal operating conditions [26], [82].  
This technique also can provide the control system with the fault location as 
well. Although this method is a software-based method and does not need any extra 
physical components, it suffers from some critical disadvantages as mentioned 
before, such as the accuracy is not guaranteed if the voltage and current levels are 
changed due to a change in the application. Moreover, the training of the ANN 
consumes a lot of effort and does not cover all cases [82]. 
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Figure 3.11: The block diagram of the ANN IGBT fault detection method [26]. 
3.5.5 Submodule fault detection using sliding mode observation 
This method is classified as model-based software technique; it fully depends 
on observing the arm currents and capacitor voltages of the MMC. As shown in 
Figure 3.12, it has two operation modes. The first mode is the monitoring mode; in 
this mode the arm currents are observed using the sliding mode observer (SMO).  
 
Figure 3.12: Flowchart of the SMO submodule fault detection technique [78]. 
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If there is an error between any arm current and its observed state, then this 
arm is considered to have a fault, and the algorithm starts the second mode, which 
is the detection mode. In the detection mode, all of the arm submodules are 
exchanged with redundant submodules one by one. Then, the voltage of each 
submodule and the arm current are observed. If the observed capacitor voltage and 
arm current start to follow their actual value after replacing the submodule with a 
redundant one, then this submodule is considered to be faulty [78].  
This method is considered to be very accurate and has a very robust 
performance compared to other techniques. However, it has some disadvantages that 
are summarised in the following points [78]: 
 This method requires the measurement of each capacitor voltage, 
which requires a large number of voltage transducers and a 
sophisticated communication network to transmit their signals, which 
not only increases the cost but also complicates the whole control 
system. 
 It requires the incorporation of redundant submodules, which will be 
used if and only if there is a fault; this also adds extra cost to the 
system. 
 The process time of the algorithm is not small since it scans the 
observed signals of all arm currents and capacitor voltages. Moreover, 
exchanging the fault arm submodules with redundant submodules one 
by one consumes a lot of time because some MMCs can have about 
400 submodules per arm. This makes it impossible to detect short 
circuit faults since the required detection time should be less than a few 
milliseconds. 
Table 3.5 shows a comparison of all fault detection techniques presented in 
this chapter. It is clear that hardware techniques have higher accuracy than software-
based techniques; however, their costs are much higher.  
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Table 3.5: Comparison between common MMC fault detection techniques proposed 
in literature. 
Fault Detection Method Classification Cost Complexity Accuracy 
Rate of change of the 
collector current 
Hardware High High High 
Behaviour of the gate 
voltage 
Hardware High High High 
Measurements of 
submodule output 
voltage 
Software Moderate Moderate Moderate 
Artificial neural 
networks 
Software Low High Low 
Sliding mode 
observation 
Software Moderate High High 
This has motivated the author to implement a new method for fault detection 
that does not need hardware circuits and simultaneously improves accuracy when 
compared with other software strategies.  
3.6 The Concept of Fault Tolerant Control 
The FTC system is the system that is able to perform its desired control 
functions at a high level of stability and security during the occurrence of a certain 
fault. The FTC systems are gaining the interest of many researchers in different 
research fields because of their ability to enhance the overall reliability of systems. 
The FTC systems are classified into two main types: passive and active [87]–[89]. 
3.6.1 Active fault tolerant control 
As shown in Figure 3.13, active FTC systems receive continuous fault status 
from the FDU. Then, at the fault condition, it reconfigures the control system to a 
new system, which isolates the faulty part of the system and maintains the stability 
of the plant. It is important to mention that the redesign process of the system is 
performed online, which normally may allow some changes to the desired control 
functions or degradation in the performance [90], [91].  
The main disadvantage of active FTC techniques is their slow response due 
to the time consumed on the fault detection and controller redesign. However, the  
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Figure 3.13: Structure of active FTC. 
main advantage of these techniques is their ability to detect a wide range of 
faults [91]. 
3.6.2 Passive fault tolerant control 
In passive FTC, the controller is designed in the offline mode and then it 
operates with fixed behaviour during normal and abnormal conditions. Therefore, it 
should be designed such that it can tolerate the faults [92], [93]. The main advantages 
of passive FTC techniques can be summarised in the following points: 
 There is no need for the fault detection process, as the system is working 
with the same parameters during normal as well as fault conditions. 
 Their response is very fast due to the elimination of FDU and the control 
redesign processes. 
However, it is very difficult for one passive FTC system to detect different types of 
faults since they are designed in the offline mode [94]. 
3.7 Fault Tolerant Control of MMCs 
As mentioned in the previous subsections, the MMC is very weak to certain 
types of faults. At the same time, MMCs should work at a high level of reliability, 
as they usually work in critical applications that do not have the luxury of losing the 
power transfer. Based on this, it is highly recommended to provide the control of the 
MMC with fault tolerance capability to enable the MMC able to deliver the desired 
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power during faulty conditions without the need to block the converter [26], [95]. 
The following subsections investigate popular methods used for tolerating the fault 
in MMCs.  
3.7.1 Fault tolerant control using redundant submodules 
Regarding tolerating the fault using redundant submodules, the idea depends 
on disconnecting the faulty submodule and inserting a new redundant submodule 
without the disconnection of the MMC, as shown in Figure 3.14 [26], [95], [96]. 
 
Figure 3.14: Structure of MMC with redundant submodules [26]. 
The process of insertion of the redundant submodules is done using a strict 
control. At each trigger time, the control system identifies the state of each 
submodule with the aid of a suitable fault detection algorithm. If any submodule is 
subjected to high switching commutations or a fault, the control system bypasses the 
faulty submodule and replaces it with a redundant submodule, as shown in Figure 
3.15 [96]. 
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Figure 3.15: Block diagram of fault tolerant control with redundant submodules 
[96]. 
The concept of redundancy will improve the fault tolerance, providing 
maximum safety to MMCs. However, from an economic point of view, the 
redundancy increases the cost of the MMC, as it adds extra components that are not 
used during normal operation [96]. Adding to this, the circuit structure and the 
control system will be more complex. 
3.7.2 Fault tolerant control using redundant IGBTs 
In this method, the fault tolerance concept is achieved by adding two 
redundant IGBTs to each submodule and a high-speed AC switch, as shown in 
Figure 3.16. This means that, for half-bridge submodules, the number of switching 
devices will be increase from 2 to 4, while the number of switching devices will be 
increased from 4 to 6 in full-bridge submodules [95]. Figure 3.17 illustrates the way 
faults are tolerated using the manipulation of firing signals between faulty and 
redundant submodules.  
 
                              (a)                                                                 (b) 
Figure 3.16: The circuit diagram of MMC submodule with IGBT redundancy for: 
a) half bridge, b) full bridge. 
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Figure 3.17: Tolerating the faults using redundant IGBTs [95]. 
 
If the IGBT S1 suffers from an open circuit fault, the firing of S1 and S2 is 
transferred to S3 and S4, and this guarantees the continuity of the power flow. 
However, if the IGBT S1 is suffering from a short circuit fault, a different switching 
sequence should be followed since the anti-parallel diode of S1 will provide a 
permanent current path. In this case, the high-speed switch that connects the S2 with 
S4 is closed to prevent the leakage of current to the DC source through S1. Then, 
the switching is applied to S3 and S4. 
It is obvious that the research conducted concerning FTC of MMCs is not 
enough, especially as most of the methods proposed in the literature depend on using 
redundant submodules. This has motivated the author to propose a new FTC 
technique that depends on sorting algorithms instead of using redundant 
components, as presented in Chapter 6.  
3.8 Chapter Summary 
This chapter presented several capacitor voltage balancing techniques that 
were proposed in literature, showing the main differences between them and the 
proposed capacitor voltage balancing technique presented in Chapter 4. In addition, 
different MMC faults have been mapped, showing the consequences of each fault 
type. Finally, popular fault detection and tolerant control techniques have been also 
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investigated to show what has motivated the researched to implement the proposed 
fault detection and tolerant control techniques presented in Chapters 5 and 6. 
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Chapter 4 
 
 
Proposed Capacitor Voltage 
Balancing Technique Based on 
Capacitor Voltage Estimation 
Algorithms 
4.1 Introduction 
As mentioned in Chapter 3, the process of capacitor voltage balancing is 
mandatory for a stable operation of the MMC. If these voltages are left without 
control, the difference between them will lead to increasing the converter differential 
current, which means that the converter losses will be higher. In addition, the 
differential current affects the quality of the output current because of the 
superimposed harmonics. This chapter presents a new capacitor voltage balancing 
technique with a reduced number of sensors. The developed technique is based on 
capacitor voltage estimation. For this purpose, two adaptive capacitor voltage 
estimation techniques are developed. The first is based on the ADALINE algorithm, 
while the other is based on the RLS algorithm. The performance of the two 
techniques is compared to determine which gives better results in terms of speed of 
convergence and accuracy. Then, the description of control loops that are 
incorporated into the proposed balancing strategy are explained. Moreover, the 
design considerations of these control loops, including the selection of PID gains for 
each loop is conducted. Finally, simulation results for different case studies are 
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presented to show the performance of the proposed capacitor voltage balancing 
technique and compare it with the classical balancing strategy. 
4.2 Proposed Technique of Capacitor Voltage Balancing 
It can be concluded from subsection 3.2 that most of the capacitor voltage 
techniques proposed in the literature require the continuous measurement of 
capacitor voltages. This simply means that if an industrial MMC has 401 levels, the 
manufacturer must equip its submodules with 800 voltage sensors for each phase, 
keeping in mind that the acquisition of these sensors will need corresponding 
communication channels. This motivated the researcher to develop a new technique 
for balancing voltages of submodule capacitors without the need for measuring 
actual capacitor voltages, while getting a better performance by increasing the power 
quality of the MMC output power. The proposed algorithm depends on estimating 
submodule capacitor voltages instead of direct measurements. It consists of three 
main stages: 
 capacitor voltage estimation, 
 averaging control, and 
 balancing control for capacitor voltages. 
4.2.1 The capacitor voltage estimation technique 
The capacitor voltage estimation is considered an extremely important step 
of the proposed control strategy. Although the capacitor voltage estimation 
eliminates the use of direct measurements, it is a must to maintain the estimation 
accuracy to avoid wrong control actions. Different algorithms have been developed 
in the past for the purpose of tracking dynamically changing signals. Sliding mode 
observer is one of the oldest methods that had been used to achieve this goal which 
is considered to be a basic technique supported by the fundamental control theory. 
In this technique, the procedure of the sliding mode observation starts with designing 
the intersection of the sliding mode surfaces. Then, the observer gain is determined 
to drive the estimation error trajectories and maintaining them on the sliding 
surfaces. The sliding mode observers have a lot of advantages such as: being well 
established and known technique, their mathematics are built according to the 
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mathematical model of the system and they are very robust as they do not get 
affected from system uncertainties and external noises. However, they suffer from 
critical disadvantages such as: the huge number of calculations (especially for 
systems with high number of states) and the estimated signals contains a variable 
steady-state errors[78], [97], [98]. 
Kalman filter is another technique which is very common in tracking the 
dynamically changing signals which particularly have multi-input and multi-output 
systems. Since it is a recursive method, it uses the state space model to get the best 
estimation of the tracked signal. The error of the estimation is minimized based on 
different criterions so the convergence stage is reached. Although the Kalman filter 
have high level of accuracy and the ability estimate invariant dynamic modes, it 
suffers from many drawbacks [98], [99] such as: 
 It is severely affected by external noise and uncertainty of the 
parameters. 
 It is very complex and requires huge number of calculations. 
 It is very difficult to achieve real time operation when the system has 
higher orders such as 4 or 5. 
For this particular purpose, the author proposed two capacitor voltage 
estimation techniques which have better performance when compared to other 
methods presented in literature. The first is achieved using the ADALINE algorithm, 
while the second algorithm uses the RLS algorithm. 
4.2.1.1 Capacitor voltage estimation using ADALINE technique 
The ADALINE technique is known for being a very efficient and quick 
online tracking technique for tracking dynamically changing voltage signals. It is 
utilised in many applications because of its robust performance, low calculation 
burden, and accurate results [100], [101]. The ADALINE algorithm is formed by 
simple calculations that do not consume large computing time, which is very 
important in the application of capacitor voltage estimation. To estimate capacitors 
voltages, the MMC governing equations given by (2.13) and (2.14) are rearranged 
and rewritten in the vector form as follows: 
௩೏೎
ଶ
−  ݒ௢ −  ݒ௅௨ = ሾܵ௨ଵ ܵ௨ଶ …  ܵ௨ேሿ ቎
ݒ௖௨ _௘௦௧
ݒ௖௨ଶ_௘௦௧
⋮
ݒ௖௨ே_௘௦௧
቏ ,      (4.1) 
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௩೏೎
ଶ
+  ݒ௢ −  ݒ௅௟ = ሾ ௟ܵଵ ௟ܵଶ …  ௟ܵேሿ ቎
ݒ௖௟ଵ_௘௦௧
ݒ௖௟ଶ_௘௦௧
⋮
ݒ௖௟ே_௘௦௧
቏ ,      (4.2) 
where Sxi is the switching state for the ith submodule, ݒ௅௨ = ܮ௔௥௠
ௗ௜ೠ
ௗ௧
, and 
ݒ௅௟ = ܮ௔௥௠
ௗ௜೗
ௗ௧
. 
The ADALINE algorithm produces a linear combination of its input vector 
ܺ(݇), which represents the switching-state vector ሾܵ௫ଵ ܵ௫ଶ … ܵ௫ேሿ் at time k, 
where the suffix T refers to the transpose operation. In this technique, the input 
vector is multiplied by the weight vector ܹ(݇), which resembles the estimated 
capacitors voltages given in (4.1) and (4.2) to produce the predicted linear output 
ݕො = ்ܹܺ(݇). The next step is updating the weight vector using the Widro-Hoff 
delta rule given by [102]: 
ܹ(݇ + 1) = ܹ(݇) + ߙ ௑(௞)(௬(௞)ି௬ො(௞))
௑(௞)೅௑(௞)
,                            (4.3) 
where ߙ is the reduction factor and y is the actual output, which is given as: 
ݕ(݇) =  ௩೏೎
ଶ
− ݒ௢ −  ݒ௅௨,          (4.4) 
ݕ(݇) =  ௩೏೎
ଶ
+ ݒ௢ −  ݒ௅௟.         (4.5) 
When the difference between the measured signal ݕ(݇) and the estimated signal 
ݕො(݇) converges to zero, the ADALINE algorithm decomposes the signal and 
estimates capacitor voltages. Figure 4.1 presents a detailed flowchart for the 
ADALINE algorithm. It is observed that increasing the reduction factor ߙ increases 
the convergence speed due to losing the stability, as the prediction error may increase 
dramatically. This observation is a common behaviour of the Widrow-Hoff delta 
rule for all the study cases. A practical value for the reduction factor ߙ is 0.002 for 
this application. This value is determined based on minimising the error to guarantee 
system stability [103]. It is worth mentioning that the proposed capacitor voltage 
estimation unit is based on three voltage sensors per phase to measure the voltage 
across the arm reactors and the output phase voltage.  
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Figure 4.1: Flow chart of capacitor voltage estimation using ADALINE technique. 
This action enables the implementation of a low-cost centralised controller for the 
MMC with a large number of submodules since the voltage measurement of 
submodules and their associated communication links are eliminated. 
 
4.2.1.2 The capacitor voltage estimation using RLS technique 
The RLS technique is a modified method of the least squares solution, which 
is reformulated into an iterative solution [104]. One of the main advantages of using 
the RLS as an estimation technique is the reduced dependency on historical 
measurements from previous iterations. 
The fundamental RLS algorithm is formed by two basic equations. The first 
equation, given in (4.6), is to update the estimate vector ߠ෠(݇) of the submodule 
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capacitor voltages, while the second equation is used to update the weighting matrix 
P(k) as shown in (4.7). 
ߠ෠(݇) =  ߠ෠(݇ − 1) + ܲ(݇)ߠ෠(݇)ൣݕ(݇) −  ߶(݇)்ߠ෠(݇ − 1)൧,       (4.6) 
ܲ(݇) =  ଵ
ఒ
ቂܲ(݇ − 1) − ௉(௞ିଵ)థ(௞)థ(௞)
೅௉(௞ିଵ)
ఒାథ(௞)೅௉(௞ିଵ)థ(௞)
ቃ,                                 (4.7) 
where ߶(݇) is the connection vector that represents the switching-state vector 
ሾܵ௫ଵ, ܵ௫ଶ, … , ܵ௫ேሿ் at time k, and ߣ is the forgetting factor that controls the 
speed of updating the weight matrix in (4.7). The result of multiplying ߶(݇)் by 
ߠ෠(݇ − 1) gives the predicted output, ݕො [105]. As shown in Figure 4.2, the predicted 
signal is subtracted from the measured signal, and the error is used to update the 
estimated vector. When the estimation error approaches zero, convergence is 
reached, and the estimated submodule capacitor voltages are calculated. 
 
 
Figure 4.2: Flow chart of capacitor voltage estimation using RLS technique. 
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It is clear that the calculation burden of the RLS is slightly higher than the 
ADALINE; however, the RLS is characterised by its fast and accurate dynamic 
response. Figure 4.3 illustrates the general block diagram of the capacitor voltage 
estimation and the process of updating the capacitor voltages.  
 
 
Figure 4.3: Block diagram of capacitor voltage estimation unit. 
A test is run to compare between the dynamic performance of ADALINE 
and the RLS techniques for the estimation of capacitor voltages of the MMC. Figure 
4.4 illustrates that the RLS algorithm offers a faster dynamic response and more 
accurate performance than that of the ADALINE algorithm for estimating the time-
varying capacitor voltage signal. Therefore, the RLS algorithm is used to provide 
the estimated capacitor voltages for the proposed control strategy of the MMC. 
 
58 
 
 
Figure 4.4: Comparison between the RLS and ADALINE performances: a) actual 
capacitor voltages versus RLS and ADALINE estimated signals, b) percentage error 
between actual voltage and RLS estimation, c) percentage error between actual 
voltage and ADALINE estimation. 
4.2.2 The averaging control 
The averaging control is responsible for controlling the average voltage 
across the complete leg. This controller is formed from two cascaded loops, as 
shown in Figure 4.5 [106].  
 
Figure 4.5: Block diagram of the averaging controller. 
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The first loop is the voltage control loop where the estimated average 
voltage, ݒො௔௩௚ = (∑ ݒ௖௨೐ೞ೟ + ∑ ݒ௖௟೐ೞ೟)/2ܰ, is subtracted from the reference capacitor 
voltage, ݒ஼∗ , and the resultant error is processed through a PI controller to generate 
the reference signal for the differential current, ݅ ௗ௜௙௙∗ . Another PI controller is utilised 
in the inner loop to regulate the differential current, calculated from (2.10), at its 
reference signal. The action of the inner loop controller is the average voltage signal, 
ݒ௔௩௚∗ . 
To determine the value of the gains for the inner and outer loops PI controllers, the 
mathematical representation of each loop should be introduced using Laplace 
transforms. Regarding the inner loop which controllers the differential current, the 
loop gain is given by: 
݈(ݏ) = ௄೔(௦)
௟௦ା௥ೌ
           (4.8) 
This means that the loop has a pole at ݏ = ି௥ೌ
௟
, this pole reduces the magnitude and 
the phase of the loop gain at low frequencies. To cancel the effect of this pole, the 
PI controller is added to place a zero. This modifies ܭ௜(ݏ) to be: 
ܭ௜(ݏ) = ݇௣ଵ +
௞೔భ
௦
          (4.9) 
Where ݇௣ଵ and ݇௜ଵ are the proportional and integral gains respectively which should 
be as follows: 
݇௣ଵ =
௟
ఛ
        (4.10) 
݇௜ଵ =
௥ೌ
ఛ
        (4.11) 
Where ߬ is the time constant, based on this the loop gain is changed to: 
 ݈(ݏ) = ଵ
ఛ(௦)
       (4.12) 
The transfer function of the inner loop is given by: 
ܩ௜(ݏ) =
௜೏೔೑೑
௜೏೔೑೑
∗ =
ଵ
ఛ(௦)ାଵ
       (4.13) 
To enable the controller from functioning with fast response, the ߬ should be by far 
lower than the switching frequency which is 2 kHz. The ߬ is selected to be 4 ms 
which is 1% from the value of the switching frequency. By substituting in (4.12) and 
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(4.13), the values of ݇௣ଵ and ݇௜ଵare 0.5 and 37.5 respectively. Figure. 4.6 
demonstrates the bode plot for the inner loop transfer function with the selected PI 
gains showing a stable performance with fast response.  
Figure 4.6: The bode plot of the inner loop of the averaging controller. 
Moving to the outer loop which controls the average voltage across the whole leg, 
the steady state error is eliminated by adding the PI controller with the following 
gain: 
 ܭ௩(ݏ) = ݇௣ଶ +
௞೔మ
௦
            (4.14) 
As shown in (4.14), the transfer function of the inner loop has a bandwidth which is 
by far higher than the bandwidth of the outer loop. Based on this fact, the gain of the 
inner loop is assumed to be 1 for the purpose of simplifying the calculations. As a 
result, the outer loop gain is given by: 
݈ଶ(ݏ) =
௞೛మ௦ା ௞೔మ
ଶ ஼௦௠ ௦మ
           (4.15) 
From (4.16), the transfer function of the outer loop can be expressed as a second 
order differential equation as follows: 
ܩ௩(ݏ) =
௩ೌೡ೒
௩ೌೡ೒∗
= ௞೛మ௦ା ௞೔మ
ଶ ஼௦௠ ௦మା௞೛మ௦ା௞೔మ
         (4.16) 
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Using MATLAB software, this equation is solved for ߦ equals 0.7 for a better 
dynamic response. The gains of the PI dedicated for the outer loop is calculated as 
follows: 
݇௣ଶ = 4 ܥݏ݉ ߦ ߱௢           (4.17) 
݇௜ଶ = 2ܥݏ݉ ߦ ߱௢ଶ           (4.18) 
The natural frequency ߱௢ is kept very low compared to the frequency of the MMC 
AC voltage output. The ݇௣ଶ and the ݇௜ଶ are 1.5 and 150 respectively. Figure 4.7 
shows the bode diagram of the outer loop. 
 
Figure 4.7: The bode plot of the outer loop of the averaging controller. 
4.2.3 Balancing control 
The balancing control, presented in Figure 4.8, is a centralised control system 
that generates reference signals to balance the voltage across the submodules 
capacitors based on the estimated voltages from the ADALINE processing unit. 
First, the controller subtracts the estimated capacitor voltage of each submodule 
from the reference capacitor voltage, ݒ௖∗. The resulting errors are passed to simple 
proportional (P) controllers. The outputs from the P-controllers are multiplied by the 
sign of their corresponding arm current to form reference signals for balancing the 
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voltage across capacitors (vcul_bal, …, vcuN_bal, vcll_bal, …, vclN_bal). Finally, to form the 
modulating signal for a submodule, the balancing control signal for this submodule, 
the average voltage command, ݒ௔௩௚∗ , and the reference phase voltage, ݒ௢∗, are added. 
The PS-PWM technique is utilised to generate the switching signals for the 
submodules of the MMC [107]. As shown in this subsection, the proposed scheme 
eliminates the need for massive numbers of voltage sensors for the submodule 
capacitors and their associated communication systems with the central controllers. 
Consequently, the proposed strategy has succeeded in substantially decreasing the 
cost of implementation at a very good operating performance rendered in its 
application for an MMC system with a large number of submodules.  
 
Figure 4.8: Block diagram of the balancing controller. 
 
Following the same design concept introduced in the previous subsection, 
the gain of the balancing controller ݇௣ ௕ is selected to be 0.35. 
4.3 MMC Simulation Models 
Two simulation models have been developed for the validation of all 
proposed techniques in the thesis. The first model demonstrates a DC voltage source 
connected to a three-phase load through a detailed five-level MMC. The second model 
demonstrates two wind farms connected to the grid through a HVDC link based on two 
MMCs with 77 voltage levels. The average model of the MMC is considered. 
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4.3.1 MMC Model 1 
The first model considers a detailed simulation of a five-level MMC. Each 
submodule in the MMC is formed from two IGBTs and a capacitor. As shown in Figure 
4.9, the MMC connects a DC voltage source to a three-phase load, which means that 
the MMC permanently acts as an inverter. The rated power of the MMC is selected to 
be 1 MW, while the rated DC voltage is 9,000 V.  
 
Figure 4.9: The circuit diagram of the first MMC model. 
To calculate the size of the capacitor, first the arm energy variation must be 
plotted according to (2.30), assuming that the power factor is 0.8. Figure 4.10 illustrates 
the energy variation across the arm. The maximum energy stored in the arm is 3.855 kJ. 
If the maximum allowable ripples for the capacitor voltage ݇௥௜௣௣௟௘ ௠௔௫ are 10% and for 
the arm current ∆݅ௗ௜௙௙ are 20%, the value of the submodule capacitor ܥௌெ is chosen to 
be 1900 µF to fit the criteria presented in (2.32).  
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Figure 4.10: The arm energy variation of the MMC simulated in the first model. 
Table 4.1: Summary of the MMC parameters of the first model. 
MMC model parameters of the first model 
Rated power 1 MW 
Submodule rated voltage 2,250 V 
Rated DC voltage 9,000 V 
Arm inductance 3.3 mH 
Submodule capacitance 1900 µF 
Number of submodules per leg 8 
Carrier frequency, ࢌࢉ 2 kHz 
Load 30 Ω, 10 mH 
The PS-PWM modulation technique is utilised for the switching of the 
MMC submodules. The frequency of carrier signals ௖݂ is 2 kHz, which means that 
the switching cycle of the IGBT ௦ܶ is 0.5 ms. Thus, the arm inductor ܮ௔௥௠ is selected 
to have a value of 3.3 mH to fit the rule presented in (2.34). Table 4.1 summarises 
the parameters of the simulated MMC. 
4.3.2 MMC Model 2 
Unlike the detailed model presented in the previous subsection, the average 
model of a 77-level MMC is considered to facilitate the calculations because of the 
relatively high number of submodules. The average model used in the simulation 
depends on converting the detailed model of the submodule to its Thevenin 
equivalent [57]. 
As shown in Figure 4.11, the model contains two wind farms, where each 
has a rating of 500 MW. The first wind farm delivers the energy through a permanent 
magnet synchronous generator (PMSG), and the output voltage of the PMSG is 
65 
 
0.69 kV. The terminals of the PMSG are connected to a back-to-back two-level 
VSC.  
 
Figure 4.11: The circuit diagram of the second MMC model. 
The generator used in the second wind farm is a double-fed induction 
generator (DFIG), which generates the power at 0.69 kV. The rotor winding of the 
DFIG is connected to a back-to-back two-level VSC. The output of this VSC and 
the stator winding of the DFIG are both connected to a three-core transformer. Since 
both windfarms are working on the same voltage level, a point of common coupling 
is formed, connecting the two wind farms together with the rectifier stage of the 
HVDC. The HVDC link is formed from two MMCs connected through a 200 kM 
cable. The output of the inverter stage of the HVDC system is connected to a 220 
kV AC grid. Modelling details of wind turbines, PMSG, DFIG, and all control loops 
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for controlling the generated power from the wind farms and the injected power into 
the grid are illustrated in Appendix A. 
The rated power of both MMCs is selected to be 1,000 MW, while the rated 
DC voltage is 640 kV. The size of the submodule capacitor is calculated in the same 
manner as presented in the previous subsection. First, the arm energy variation must 
be plotted according to (2.30), where 0.8 power factor is assumed. Figure 4.12 
illustrates the energy variation across the arm. It can be seen from the plot that the 
maximum energy stored in the arm is 3.855 kJ. If the maximum allowable ripples 
for the capacitor voltage ݇௥௜௣௣௟௘ ௠௔௫ are 10% and for the arm current ∆݅ௗ௜௙௙ is 20%, 
the value of the submodule capacitor ܥௌெ is chosen to be 220 µF to fit the criteria 
presented in (2.32).  
 
Figure 4.12: The arm energy variation of the MMC simulated in the second model. 
Similar to Model 1, the PS-PWM modulation technique is used and the 
frequency of carrier signal ௖݂ is 2 kHz. A 70 mH arm inductor is selected to fit the rule 
presented in (2.34). Table 4.2 summarises the parameters of the simulated MMC of 
Model 2. Details of simulation of both models are found in Appendix B. 
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Table 4.2: Summary of the MMC parameters of the second model. 
MMC Model Parameters of the Second Model 
Rated power 1,000 MW 
Submodule rated voltage 640/76=8.4 8 kV 
Rated DC voltage 640 kV 
Arm inductance 70 mH 
Submodule capacitance 220 µF 
Number of submodules per 
leg 
152 
Carrier frequency, ࢌࢉ 2 kHz 
Grid voltage 220 kV 
4.4 Simulation Results 
The proposed capacitor voltage balancing strategy is applied to the MMC, 
which is simulated using the PSCAD/EMTDC software package [108]. Three case 
studies were simulated to evaluate the performance of the MMC and the proposed 
capacitor voltage balancing technique under different operating conditions. Case 1 
and Case 2 used the system parameters shown in Table 4.1, while Case 3 was applied 
to the MMC with parameters shown in Table 4.2. Primarily, the first task is dedicated 
to the performance evaluation of the proposed RLS algorithm in order to estimate 
capacitor voltages used for controlling the MMC under dynamic reference phase 
voltage changing conditions, while the second case is devoted to assessing the 
dynamic performance of the proposed control strategy during the boost operation of 
the MMC. Regarding the third case, it is conducted to evaluate the proposed 
capacitor voltage balancing technique when applied to a grid-connected MMC with 
a large number of voltage levels. 
4.4.1 Case 1: Dynamic performance of the proposed capacitor 
voltage estimation-based control strategy 
The purpose of this simulation case is to examine the performance of the 
proposed capacitor voltage estimation-based control algorithm for the MMC under 
the dynamic change of the reference phase voltage. The reference capacitor 
voltage ݒ௖∗ is set at vdc/N = 2.25 KV, while the reference phase voltage signal ݒ௢∗ is 
dynamically changed from 0.7 pu to 1 pu at t = 0.2 s. First, the estimation units for 
capacitor voltages are disabled, and the actual measurements are used in the control 
system. The three-phase voltages, currents, and capacitor voltages are shown in 
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Figure 4.13. Similar results to Figure 4.13 are obtained in Figure 4.14, where the 
proposed estimation unit for the capacitor voltages are enabled and utilised in the 
proposed control system of Figures 4.5 and 4.8. As displayed in Figure 4.14(a), the 
measured three-phase AC voltages follow their reference signals. As expected, only 
six submodules are utilised when ݒ௢∗ = 0.7 pu, while all the submodules are 
involved when ݒ௢∗ = 1 pu. The three-phase load currents are displayed in Figure 
4.14(b). Figure 4.14(c) traces the capacitor voltages, which are grouped into two 
main trajectories: one for the upper arm and the other for the lower arm. These two 
trajectories are out of phase, and they are identical to that presented in Figure 4.13(c), 
where the measured capacitor voltages are used instead of their estimated signals in 
the control of the MMC. The proposed MMC controller succeeds in balancing the 
capacitor voltages at their reference value of 2.25 KV. Moreover, the estimated 
capacitor voltages and their corresponding actual measurements for the upper and 
lower arms are presented in Figures 4.15 and 4.16, respectively. Fast tracking with 
accurate performance of the proposed RLS algorithm for estimating the submodules 
capacitor voltages are evident. Furthermore, the circulating current tightly tracks its 
reference signal, as demonstrated in Figure 4.17(a). Figures 4.17(b) and 4.17(c) 
illustrate the actions of the averaging controller of Figure 4.5 and the balancing 
controller of Figure 4.8 for the first submodule at the upper arm ݒ௖௨ଵ ௕௔௟∗ , 
respectively. These results reveal the efficient utilisation of the proposed capacitor 
voltage estimation technique for the control algorithm of the MMC. 
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Figure 4.13: Load waveforms of Case 1, while disabling the proposed estimation 
unit: a) three-phase voltages, b) three-phase load currents, c) voltages of Leg a 
submodules. 
 
 
Figure 4.14: Load waveforms of Case 1, while enabling the proposed estimation 
unit: a) three-phase voltages, b) three-phase load currents, c) voltages of Leg a 
submodules. 
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Figure 4.15: Case 1 actual and estimated voltages of the upper arm submodules of 
Phase a. 
 
Figure 4.16: Case 1 actual and estimated voltages of the lower arm submodules of 
Phase a. 
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Figure 4.17: Action of the different controllers for Leg a during Case 1: a) actual 
and reference waveform of the circulating current, b) averaging voltage reference, 
c) balancing voltage reference for the first submodule of the upper arm. 
 
4.4.2 Case 2: Dynamic performance during the boosting operation 
of the MMC 
In this test scenario, the reference phase voltage signal ݒ௢∗ is kept at 1 pu and 
the capacitor reference voltage command is increased from 2.25 KV to 2.5 KV at 
t = 0.4 s. Setting  ݒ௖∗ at values higher than Vdc/N results in boosting the operation of 
the MMC. This operation is useful to compensate for the load voltage during 
submodule faults. Figure 4.18(a) indicates the increase of the output of three-phase 
voltages from the MMC at t = 0.4 s when the proposed controller succeeds in 
boosting and balancing the capacitor voltages at the new set value of 2.5 KV, as 
illustrated in Figure 4.18(c). Yet again, fast dynamics with a tolerated error of the 
proposed capacitor voltage estimation units are revealed from Figures 4.19 and 4.20 
for the submodules at the upper and lower arms, respectively. Boosting the capacitor 
voltages increases the circulating current. Hence, the balancing voltage signal is 
escalated, as demonstrated in Figure 4.21.  
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Figure 4.18: Load waveforms of Case 2: a) three-phase voltages, b) three-phase 
load currents, c) voltages of Leg a submodules. 
 
Figure 4.19: Case 2 actual and estimated voltages of the upper arm submodules of 
Phase a during the boosting operation. 
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Figure 4.20: Case 2 actual and estimated voltages of the lower arm submodules of 
Phase a during the boosting operation. 
 
Figure 4.21: Action of the different controllers for Leg a during the boosting 
operation (Case 2): a) actual and reference waveform of the circulating current, b) 
averaging voltage reference, c) balancing voltage reference for the first submodule 
of the upper arm. 
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4.4.3 Case 3: Performance of capacitor voltage estimation 
algorithm in grid-connected MMC 
This case is particularly developed to evaluate the proposed capacitor voltage 
estimation technique, when applied to an MMC-based HVDC system that integrates 
offshore wind power with the grid, and to investigate the accuracy of the proposed 
capacitor voltage estimation techniques for an MMC with a relatively high number 
of voltage levels. Furthermore, the dynamic performance of the proposed capacitor 
voltage estimation technique is assessed under external grid faults. The Model 2 
MMC with the parameters shown in Table 4.2 is used. The simulated MMC has 152 
submodules per leg. Unlike the previous cases, the capacitor voltage balancing 
technique used in this case is the reduced frequency-based technique presented in 
Subsection 3.2.3. The RLS capacitor voltage estimation technique provides it with 
the estimated capacitor voltages instead of using direct measurements. This is done 
to prove that the proposed RLS capacitor voltage estimation can be adopted for 
different capacitor voltage balancing techniques. In this case, the reference DC 
voltage signal is 640 kV. Then, at t = 6 s, a three-phase fault is applied at the grid 
side, which lasts for 0.2 s. The capacitor voltage estimation-based voltage balancing 
technique succeeds in balancing the capacitor voltages, as revealed from the 
balanced three-phase voltages presented in Figure 4.22. The RLS estimation 
algorithm provided the balancing control over the whole period even during the 
external fault period. Figures 4.23(a) and 4.23(b) illustrate the summation of 
capacitor voltages of the upper and lower arms. Moreover, the capacitor voltages of 
one submodule from the upper and lower arms are portrayed in Figures 4.23(c) and 
4.23(d), respectively, which follows the traces of the actual capacitor voltages of the 
upper and lower arms, even during the grid fault. Results of this case proves that the 
proposed capacitor voltage estimation algorithm is not affected by external AC faults 
or the grid power controls. Therefore, the proposed capacitor voltage estimation 
algorithm is suitable for an MMC with a high number voltage levels, which are 
normally used in HVDC circuits. 
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Figure 4.22: Case 3 voltages and currents of grid: a) three-phase voltages, b) three-
phase currents. 
 
 
Figure 4.23: Case 3 actual and estimated signals of submodule capacitor voltages 
in Leg a: a) summation of capacitor voltages in the upper arm, b) summation of 
capacitor voltages in the lower arm, c) capacitor voltage of one submodule in the 
upper arm, d) capacitor voltage of one submodule in the lower arm. 
4.5 Chapter Summary 
This chapter has presented two capacitor voltage estimation units. The first 
one is based on the ADALINE algorithm, while the second is based on the RLS 
algorithm. Both are used for estimation submodule voltages of the MMC. For each 
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leg of the MMC, the proposed estimation units require only three sensors: one for 
the phase voltage and the other two for the voltages across the arm reactors. The 
proposed estimation unit is then integrated into a control strategy to balance the 
voltages across the submodules of the MMC. A comparison between the two 
estimation techniques has been conducted, showing that the RLS has better 
performance than the ADALINE in terms of speed and accuracy. As a result, the 
RLS has been incorporated into the capacitor voltage balancing algorithm. The 
proposed technique eliminates the need for direct measurement of capacitor voltages 
and associated communication systems, which renders it suitable for implementing 
a low-cost centralised controller for an MMC with a large number of submodules. 
The fast response and accurate tracking of the estimation unit under different 
dynamic conditions are validated in simulation results. It is important that the 
proposed MMC controller successfully balances the capacitor voltages at their set 
values even in boosting operation mode. Furthermore, it could easily balance the 
capacitor voltages of a grid connected MMC with a high number of voltage levels 
without being affected by the grid controls or external faults. 
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Chapter 5 
 
 
Proposed Fault Detection 
Technique Based on Capacitor 
Voltage Estimation Algorithms 
5.1 Introduction 
Faults that can be located inside submodules of the MMC which are due to 
failures in semi-conductor devices not only affect the quality of the output power, 
but also threaten the safety of the converter. Since MMCs have a large number of 
submodules, the probability of having a fault inside a submodule is relatively high. 
As a result, it is highly recommended that detection and localization of the fault is 
carried out quickly, in order to enable the MMC inner control system to deal with 
the fault, by either converter disconnection or applying a suitable fault tolerant 
technique. 
This chapter presents a new fault detection technique for the diagnosis and 
localization of submodule faults that develop due to failures in switching devices. 
As opposed to other fault detection strategies that have been proposed in the 
literature (Section 3.5), the proposed fault detection technique does not need extra 
sensors nor special power circuits, as it depends on a hybrid ADALINE-RLS 
capacitor voltage estimation algorithm, which combines the two estimation 
algorithms described previously in Chapter 4. The rest of this chapter is organized 
as follows: 
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 Firstly, the MMC arm currents and submodule voltages are mathematically 
analysed during submodule faults to determine the consequences of such faults, 
which is a mandatory step for designing the proposed fault FDU. The proposed unit 
is then explained in detail, focusing on its advantages compared to other techniques 
proposed in the literature. Finally, various case studies are applied to the PSCAD-
simulation model, in order to evaluate the performance of the FDU under various 
fault conditions. 
5.2 The Proposed Fault Detection Strategy 
This fault detection technique has been developed to solve all problems 
associated with other techniques found in the literature. As shown previously in 
section 3.5, most of these techniques require additional sensors to guarantee the 
robustness of the proposed technique, otherwise depending on software techniques 
such as the ANN-based detection method, which do not offer the required accuracy 
for this critical application. Thus, the proposed fault detection technique is classified 
as a model-based software technique. Figure 5.1 illustrates the block diagram of the 
proposed FDU. The proposed algorithm is built according to the electrical 
disturbances associated with submodule IGBT faults, without the need to 
incorporate any sensors or special power circuits, instead depending on an 
estimation of different signals, based on adaptive strategies.  
As shown in Figure 5.2, the proposed FDU receives the values of the RLS 
estimated submodule capacitor voltages ݒ௖௫௜ ோ௅ௌ (x = u,l) and (i = 1,2,3…..,N), then 
these values are divided by the reference capacitor voltage ݒ஼∗  to obtain the per-unit 
values ݒ௖௫௜ ோ௅ௌ ௣௨. 
 
 
Figure 5.1. Block diagram of the proposed FDU. 
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Figure 5.2. Flowchart of the proposed fault detection technique. 
At the same time, the error between the ADALINE-estimated capacitor 
voltage, ݒ௖௫௜ ஺஽஺ and the RLS-estimated voltage ݒ௖௫௜ ோ௅ௌ of each submodule is 
calculated, and then passed through a high speed differentiator to calculate the rate 
of change of the error signals ݁௫௜. . The next step involves determining each per-unit 
value of the voltage estimated signal ݒ௖௫௜ ோ௅ௌ ௣௨, whether it is higher than 85% or 
not. The reason for this check is based on the fact that the per-unit estimation of 
capacitor voltage of a faulty submodule is decreased during faults, this is simply due 
to the increased error between the actual signal and its estimation as the right and 
left hand sides of (4.1) and (4.2) being no longer equal. If the comparison result is 
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true, then the checked submodule is considered to be in a healthy condition, 
otherwise the algorithm starts to check the differentiated error signal ݁௫పሶ  and 
compares it with a predefined threshold, ݒ௣௨ ௧௛௥௘௦௛௢௟ௗ, which is selected based on 
the required sensitivity of the FDU. 
The reason for calculating this error is that the proposed FDU is based on the 
difference between the dynamic behaviours of the ADALINE and RLS algorithm 
results, which is due to their different natures. The FDU here depends on the 
difference of the behaviour between the two algorithms. As illustrated in the Widro-
hoff learning rule given in (4.3), which is used in the update of the ADALINE-
estimated voltages, the weighting vector of the current iteration, ܹ(݇ + 1), is 
updated by adding the error reduction component ߙ ௑(௞)(௬(௞)ି௬ො(௞))
௑(௞)೅௑(௞)
  to the weighting 
vector of the previous iteration, ܹ (݇). This means that the ADALINE algorithm has 
no memory, since the Widro-hoff equation is independent of the accumulative value 
of weighting vectors. This allows the ADALINE to be able to rapidly track sudden 
changes in capacitor voltage. However, it needs a relatively long time to reach 
convergence. 
Unlike the ADALINE, updating the weighting vector of the RLS algorithm 
depends on the accumulation of historic values of previous capacitor voltages, as 
demonstrated in (4.6) and (4.7). This means that the RLS algorithm has a reduced 
convergence time when compared with the ADALINE. However, in the situation of 
having a sudden change in capacitor voltage (which occurs during submodule 
faults), the RLS has a slower response in tracking capacitor voltages.  
If the error signal, ݁௫పሶ  is lower than the threshold, ݁௧௛௥௘௦௛௢௟ௗሶ , the algorithm 
considers the submodule as being in a healthy condition, otherwise it increases a 
counter by one and then starts a 100 µs timer. After this time period, the algorithm 
repeats the same steps and if the counter reaches 10, this implies that the submodule 
is faulty.  
The proposed method proved its reliability and robustness, as it was tested 
under different healthy and faulty conditions. This is because it makes the decision 
based on two factors: the estimated per-unit voltage, and the rate of change of the 
estimated voltage error signals. Moreover, this method does not require any 
additional components or devices, as it is based on simple calculations, and can 
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detect the fault in less than 5ms for short-circuit faults and less than 35 ms for open-
circuit faults.  
5.3 Simulation Results 
The dynamic behaviour of the proposed FDU is tested under different fault 
conditions when applied to the PSCAD simulations of the MMC, presented in Table 
4.1. The first case is devoted to assessing the dynamic performance of the proposed 
FDU during an open-circuit fault in a submodule, while the second case examines 
FDU behaviour for the MMC under a short-circuit fault in a submodule. Finally, the 
third case simulates two faults in two different arms, in order to assess the 
performance of the FDU during multiple faults. 
5.3.1 Case 1: Performance under IGBT open circuit fault  
This task is devoted to assessing the capabilities of the proposed FDU under 
an IGBT open-circuit fault in a submodule. The upper switch of the third submodule 
in the upper arm of phase a is intentionally opened at t= 0.5s. As a result, the voltage 
and current of phase a are distorted, as shown in Figures 5.3(a) and 5.3(b), 
respectively, due to the imbalance of submodule capacitor voltages. The main reason 
leading to the failure of the voltage-balancing strategy is the increased capacitor 
voltage of the faulty submodule. This is logical, since the capacitor is allowed only 
to be charged, with no path for discharging, due to the open circuit condition. One 
important concern in this case is that all capacitor voltages of the healthy submodules 
located in the arm are increased, as illustrated in Figure 5.3(c). The increase in 
capacitor voltages stresses the insulation of MMC components, and may lead to a 
cascading failure in other submodules.  
82 
 
 
Figure 5.3. FDU performance during an open-circuit fault on the third submodule 
of the upper arm:  a) Three-phase voltages, b) three-phase load currents, c) voltages 
of leg a submodules. 
 
Figures 5.4 and 5.5 clearly illustrate that the voltages of the healthy 
submodules adequately track their actual voltages, which proves the robustness of 
the estimation algorithm during faults, as errors between the actual and estimated 
signals have not reached 10%. Regarding the faulty submodule, there is a 
considerable error between the estimated voltage and its corresponding actual 
voltage, due to the decreased value of the estimated voltage, which enables the FDU 
algorithm to detect the fault. Figure 5.6 (a) indicates that the differential current is 
oscillating to twice its value during normal operating conditions. This means that the 
MMC is no more stable as the differential current, which flows inside the MMC, and 
the arm currents may exceed their capacities. In other words, the controller failed to 
balance the capacitor voltages during faults. Moreover, the heavy oscillations of the 
differential current are transferred to the averaging and balancing control signals, as 
demonstrated in Figures 5.6 (b) and (c), respectively. As a result, the MMC is no 
longer stable and must be deactivated. 
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Figure 5.4. Actual and estimated voltages of the upper arm submodules of phase a, 
under an open-circuit fault. 
 
Figure 5.5. Actual and estimated voltages of the lower arm submodules of phase a, 
under an open-circuit fault. 
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Figure 5.6. Action of the different controllers for leg a during the open-circuit fault: 
a) Actual and reference waveform of the circulating current, b) averaging voltage 
reference, c) balancing voltage reference for the first submodule of the upper arm. 
As shown in Figure 5.7(a), the estimated voltage of the faulty submodule 
exceeded the FDU voltage threshold for a longer period than the other voltages. This 
is the first condition for the FDU to detect the fault. The estimated signals of all other 
submodules in the healthy arm are by far higher than the FDU voltage threshold. 
Ten ms after the fault, the derivative of the error signal between the RLS and 
ADALINE-estimated voltages for the faulty submodule by far exceeded the pre-
defined threshold, and this is the second condition which the FDU needs to satisfy 
to successfully detect the fault. The FDU succeeds in detecting and localizing the 
fault 33 ms after being activated, as illustrated in Figure 5.7 (b). With the slow rate 
of increase of the capacitor voltages, the 33 ms period of detecting an open-circuit 
fault is enough to guarantee the safety of the MMC. 
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(a) 
 
(b) 
Figure 5.7: The performance of the FDU under IGBT open circuit fault: a) The RLS 
estimated voltages of the upper arm of phase a, b) The detection time consumed by 
the FDU to detect the open circuit fault. 
 
5.3.2 Case 2: Performance under IGBT short circuit fault  
This case is conducted in order to investigate the capabilities of the proposed 
FDU under IGBT short circuit fault in a submodule. A short-circuit fault is applied 
to the upper switch of the third submodule in the upper arm of phase a at t= 0.5s. 
Figures 5.8 (a) and 5.8(b) illustrate the increased level of harmonics and DC 
components on the voltage and current waveforms of phase a, respectively. The 
submodule capacitor voltages are not balanced, as indicated in Figure 5.8(c).  
Figures 5.9 and 5.10 show the RLS estimated capacitor voltages. The 
voltages of the healthy submodules adequately track their actual voltages, which 
proves the robustness of the estimation algorithm during faults. Regarding the faulty 
submodule, there is an error between the estimated voltage and its corresponding 
actual voltage, which enables the FDU algorithm to detect the fault. 
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Figure 5.8: Operation during a short-circuit fault on the third submodule of the 
upper arm:  a) Three-phase voltages, b) three- phase load currents, c) voltages of 
leg a submodules. 
Figure 5.9: Actual and estimated voltages of the upper arm submodules of phase a, 
under a short-circuit fault. 
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Figure 5.10: Actual and estimated voltages of the lower arm submodules of phase 
a, under a short-circuit fault. 
The voltage-balancing strategy fails due to short-circuiting the faulty 
submodule capacitor when activating its lower switch. The proposed balancing 
strategy fails to regulate the differential current at its increased reference signal, as 
shown in Figure 5.11 (a). The value of differential current approaches the level of 
the load current, which threatens the safety of the MMC as the arm currents may 
exceed the rated current of the IGBT switches. Consequently, the averaging and 
balancing control signals are not stable, and bounce between the upper and lower 
limits of their controllers, as exhibited in Figures 5.11 (b) and (c), respectively. 
These results demonstrate that it is extremely dangerous to continue operation of the 
MMC with an IGBT short circuit fault without either the disconnection of the MMC, 
or applying a suitable fault tolerant control strategy.  
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Figure 5.11: Action of the different controllers for leg a during the short-circuit 
fault: a) Actual and reference waveform of the circulating current, b) averaging 
voltage reference, c) balancing voltage reference for the first submodule of the upper 
arm. 
As shown in Figure 5.12 (a), the estimated voltage of the faulty submodule 
exceeded the FDU voltage threshold for a longer period than the other voltages. This 
is the first condition for the FDU to detect the fault. While the estimated signals of 
all other submodules in the healthy arm are by far higher than the FDU voltage 
threshold. Also the derivative of the error signal between the RLS and ADALINE-
estimated voltages for the faulty submodule by far exceeded the pre-defined 
threshold, and this is the second condition which the FDU needs to satisfy to 
successfully detect the fault. The FDU succeeds in detecting and localizing the short-
circuit fault after 2.2 ms from its incidence, as demonstrated in Figure 5.12. (c). This 
detection time is fast, as the required time for clearing short circuit faults must not 
exceed 5 ms [25].  
89 
 
 
(a) 
 
(b) 
Figure 5.12: The performance of the FDU under IGBT short circuit fault: a) The 
RLS estimated voltages of the upper arm of phase a, b) The detection time consumed 
by the FDU to detect the open circuit fault. 
5.3.3 Case 3: Performance under multiple faults in two different 
arms   
This case is conducted in order to investigate the capabilities of the proposed 
FDU under multiple faults in two different arms. An open-circuit fault is applied to 
the upper switch of the third submodule in the upper arm of phase a at t= 0.5s, while 
a short circuit fault is applied to the lower switch in the second submodule in the 
lower arm of phase a at t= 0.7s. As shown in Figures 5.13 (a) and 5.13(b), the voltage 
and current of phase a suffer from an increased level of harmonics and high DC 
component just after the occurrence of the open-circuit fault. After applying the short 
circuit fault, the harmonics increase, affecting the power quality of the voltage and 
current and lowering it to a very poor level. The submodule capacitor voltages start 
to lose their balance just after the first fault, and increase rapidly after the application 
of the second fault, as indicated in Figure 5.13(c). 
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Figure 5.13: Operation during multiple faults:  a) Three-phase voltages, b) three- 
phase load currents, c) voltages of leg a submodules. 
The RLS-estimated voltages of leg a are shown in Figures 5.14 and 5.15. 
These estimated voltages track their actual voltages until the occurrence of the two 
faults. Following each fault, the estimated voltages contain a steady-state error. 
Regarding the estimated voltages of the faulty submodules, it is apparent that these 
signals rapidly decrease, which enables the FDU to easily detect the two faults. 
Since the capacitor voltage of the third submodule cannot be charged and 
discharged properly due to the first fault, the voltage-balancing strategy partially 
fails to achieve its function. However, after the second fault, the situation becomes 
worse, and the balancing algorithm totally fails to balance the capacitor voltages. 
This appears in the failure of regulating the differential current at its increased 
reference signal, as shown in Figure 5.16 (a).  
The value of differential current approaches the level of the load current after 
the first fault, and exceeds it after the second fault. This condition threatens the safety 
of the MMC, as the arm currents may exceed the rated current of the IGBT switches. 
Consequently, the averaging and balancing control signals are not stable, and bounce 
between the upper and lower limits of their controllers, as exhibited in Figures 5.16 
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(b) and (c), respectively. These results demonstrate that it is dangerous to continue 
operation of the MMC under multiple faults without a fault tolerant control. 
As shown in Figure 5.17 (a), the estimated voltage of the two faulty 
submodules exceeded the FDU voltage threshold for a longer period than the other 
voltages. This is the first condition for the FDU to detect the fault. While the 
estimated signals of all other submodules are by far higher than the FDU voltage 
threshold. Also the derivative of the error signal between the RLS and ADALINE-
estimated voltages for the faulty submodules by far exceeded the pre-defined 
threshold, and this is the second condition which the FDU needs to satisfy to 
successfully detect the fault. The FDU succeeds in detecting and localizing the first 
fault after 18.8 ms, while for the second fault the detection time is lower than 2.2 
ms, as demonstrated in Figure 5.17. (b). This case has proved that the proposed FDU 
is able to detect multiple faults very quickly, which is required in MMCs as the high 
number of submodules may lead to several failures concurrently. 
Figure 5.14: Actual and estimated voltages of the upper arm submodules of phase 
a, under two faults. 
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Figure 5.15: Actual and estimated voltages of the lower arm submodules of phase 
a, under two faults. 
 
Figure 5.16: Action of the different controllers for leg a during multiple faults: a) 
actual and reference waveform of the circulating current, b) averaging voltage 
reference, c) balancing voltage reference for the first submodule of the upper arm. 
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(a) 
 
(b) 
Figure 5.17: The performance of the FDU under two faults: a) The RLS estimated 
voltages of the upper arm of phase a, b) The detection time consumed by the FDU 
to detect the open circuit fault. 
5.4 Chapter Summary 
In this chapter, a new fault detection technique for the detection and 
localization of MMC submodule switch faults has been presented. The proposed 
FDU is based on a hybrid ADALINE-RLS capacitor voltage estimation algorithm, 
and does not require any additional components as they are based on the estimation 
algorithms that are simultaneously utilized for the proposed control of the MMC 
(presented in Chapter 4). PSCAD simulations illustrated the technique’s accuracy 
for detecting and localizing different faults, and is a result of its hybrid processing 
where the fault decision is not only based on reduction of the estimated per-unit 
voltage, but also on the rate of change of the difference between the estimated 
voltages from the proposed ADALINE and RLS algorithms. Further, the results 
show the necessity of having a fault tolerant control scheme to protect the MMC 
during submodule faults, which helps it to continue in a safe operation mode, which 
is discussed in Chapter 6. 
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Chapter 6 
 
 
Proposed Fault Tolerant Control 
Strategy Based on a Sorting 
Algorithm 
6.1 Introduction 
FTC systems are required to provide the MMC with fault-handling capability 
without blocking the converter during faults. Thus, this concept enhances the 
reliability of the MMC by increasing its availability with high levels of security, 
even in the case of having internal faults. This chapter presents a new fault tolerant 
control technique, which is integrated with the proposed capacitor voltage balancing 
and fault detection strategies presented in Chapters 4 and 5, respectively, in order to 
provide a complete inner controller for the MMC which is capable of controlling the 
converter during normal and abnormal operations. The proposed fault tolerant 
control is based on updating the parameters of the proposed capacitor voltage 
balancing technique, and the PS-PWM switching algorithm. This means that it does 
not need any redundant components or special conditioning circuits, which makes it 
very cost effective when compared to other techniques proposed in the literature 
(Section 2.9).  
Firstly, the proposed FTC strategy is explained. Then, the reliability of the 
MMC is assessed before and after applying the proposed fault tolerant control 
technique, in order to evaluate the amount of reliability enhancement. Finally, the 
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inner MMC control technique, which contains the proposed capacitor voltage 
balancing, fault detection and fault tolerant control techniques is tested using 
PSCAD simulations, in order to evaluate its performance under different operating 
conditions. 
6.2 The Proposed Fault Tolerant Control Algorithm 
The proposed FTC system is built to overcome the problems presented in the 
previous section. The developed technique offers a good alternative to others 
proposed in the literature, as it does not need redundant components nor special 
circuits, whilst at the same time it does not affect the quality of the output power.  
The proposed fault tolerant control unit (FTCU) has two main tasks: to 
isolate faulty submodules, and to modify the capacitor balancing algorithm. As 
shown in Figure 6.1, the sorting algorithm starts with the acquisition of the fault 
flags ܨ௫ଵ, ܨ௫ଶ, … and ܨ௫ே. where x can be either u for the upper arm or l for the lower 
arm.  
It then calculates the number of faulty submodules in the arm, as per the 
following expression: 
௫ܰிୀ ೣభାிೣ మା⋯ାிೣಿ        (6.1) 
The algorithm then compares the percentage of faulty submodules to the total 
number of submodules in each arm. If this percentage is higher than 25%, the FTC 
sorting algorithm considers this a cascading failure condition, which means that a 
critical problem has occurred in the whole arm, and will spread to other arms. Thus, 
the algorithm isolates all MMC submodules and blocks the converter. If the 
percentage of faulty submodules is less than 25%, the sorting algorithm isolates the 
faulty submodules, and compares the number of faulty submodules in the upper and 
lower arms of each leg. If this number is not equal, it then isolates some healthy 
submodules until it becomes equal, in order to balance the energy between the two 
arms. Moreover, the algorithm calculates the number of effective submodules that 
are still in the operation: 
 ௘ܰ௙௙ = ܰ − 2 ௫ܰ௜         (6.2) 
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After this step, the algorithm updates the reference capacitor voltage ݒ௖∗ according 
to the new number of connected submodules ௘ܰ௙௙, to compensate the energy lost 
due to the isolation of faulty submodules: 
ݒ௖∗ = ݒ௖∗
ே
ே೐೑೑
          (6.3) 
Finally, the algorithm modifies the phase shift of the PS-PWM presented in (2.23), 
in order to cope with the new number of submodules: 
ߠ = ଷ଺଴
ே೐೑೑ିଵ
          (6.4) 
 
Figure 6.1: The proposed fault tolerant control algorithm. 
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It is important to mention that the threshold representing the percentage of 
failed submodules compared to the total number of arm submodules should be 
carefully selected according to the number of submodules per arm, the ratings of 
submodule components and the quality of the output power. 
This strategy is designed to permit the converter to continue its operation, 
provided that the number of faulty submodules per arm does not reach a pre-defined 
value based on the number of submodules and the ratings of the devices. Otherwise, 
the control system considers the MMC to be suffering from cascading failure (which 
is selected to be 25% for the simulated MMC) and in this case, it isolates all 
submodules and deactivates the converter. The submodule capacitor must be 
carefully selected, taking into consideration the worst case condition at which the 
maximum number of faulty submodule can be tolerated. This can be done by 
calculating the maximum energy variation, the boosted capacitor voltage level and 
the allowable voltage ripples, and selecting the capacitor value so that it fits the 
capacitor selection rule presented in (2.32). 
This strategy guarantees a stable performance for the MMC under internal 
abnormal operating conditions, without the need of any redundant components. 
Moreover, this technique can be applied to an MMC with more than 400 levels, as 
it is a software technique and can be implemented by simple instructions formed 
from the required sorting instructions. 
Figure 6.2 illustrates a block diagram of the proposed integrated control 
system of the MMC, which achieves the capacitor voltage balancing technique 
presented in Chapter 4, the FDU proposed in Chapter 5 and the proposed FTCU 
presented here.  
 
Figure 6.2: Block diagram of the proposed MMC control strategy. 
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It is apparent that the proposed scheme eliminates the need for significant 
numbers of voltage sensors for the submodule capacitors and their associated 
communication system with the central controllers. Consequently, the proposed 
strategy renders its application for a MMC system with a large number of 
submodules. 
6.3 Reliability Assessment of the Proposed Fault Tolerant 
Control Technique 
The main outcome of applying a fault tolerant control technique is to enhance 
the reliability of the entire system. For this purpose, the reliability of the MMC is 
assessed before and after the application of the proposed fault tolerant control 
technique, in order to address the amount of enhancement resulting from the 
proposed fault tolerant control algorithm. 
6.3.1 MMC reliability definitions 
A system failure can be represented by its probability to occur; this is 
performed considering the process behaviour as a random variable which receives 
its value from finite state space elements. To assess the reliability of the MMC, 
firstly the failure rate of the IGBT ߣ଴ should be assumed. The reliability function 
R(t) is the probability of success for the system, which is expressed as: 
ܴ(ݐ) = 1 − ܨ(ݐ)         (6.5) 
Where F(t) is the probability of system failure, which is complementary to the R(t), 
and is given by: 
ܨ(ݐ) = ׬ ݂(߬)݀߬௧଴          (6.6) 
Where f(t) is rate of change for the failure probability of a certain component, thus 
(6.6) can be rewritten as [109]: 
݂(ݐ) = ௗி(௧)
ௗ௧
          (6.7) 
Another important definition is the mean time to failure (MTTF), which gives an 
indication for the expected life time of a component that cannot be repaired or 
maintained. The MTTF is expressed as [109]: 
ܯܶܶܨ = ׬ ܴ(ݐ)݀ݐஶ଴          (6.8) 
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6.3.2 Reliability calculations for MMC without fault tolerant 
control 
For a system without fault tolerant control, the MMC will fail if one 
submodule suffers from a fault in either the upper or lower legs. To model the 
reliability of the converter in this case, a Markov chain is developed, as illustrated 
in Figure 6.3. 
 
Figure 6.3: Markov chain for a modular multilevel converter without fault tolerant 
control. 
In this case the failure rate for one submodule in a certain leg should equal: 
ߣଵ = (2ܰ − 1)ߣ଴        (6.9) 
Where ߣ଴ is the failure rate of each IGBT switch. 
Based on the Markov chain, and from (6.9) substituting in (6.7), this gives: 
ௗ௉భ
ௗ௧
= −2 ߣଵ ଵܲ(ݐ)       (6.10) 
Solving the first order differential equation presented in (6.10), the reliability 
function can be expressed as: 
ܴ(ݐ) = ଵܲ(ݐ) = ݁ିଶ (ଶேିଵ)ఒబ ௧                     (6.11) 
From (6.11) substituting in (6.8), the mean time to failure is: 
ܯܶܶܨெெ஼ ௪௜௧௛௢௨௧ ி்஼ =
ଵ
ଶఒబ
ቀ ଵ
ଶேିଵ
ቁ                  (6.12) 
6.3.3 Reliability calculations for MMC with the redundancy based 
fault tolerant control 
In this case, the reliability of the MMC can be figured out from Figure 6.4 
which has two failure rates. The first failure rate when losing one sub-module, ߣଵ. 
While the second failure rate, ߣଶ indicates losing two sub-modules in the same leg.  
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Fig. 6.4.  Markov chain of the MMC with the classical redundancy based FTC 
technique. 
In the sub-module redundant based FTC, each leg is assumed to be equipped with 
one redundant sub-module. Thus, the sub-module failure rates are given by: 
ߣଵ = (
ଶேିଵ
ଶ
+ 1)ߣ଴        (6.13) 
ߣଶ = (
ଶேିଵ
ଶ
)ߣ଴        (6.14) 
Based on the Markov chain, the probability for the first state P1 will remain the 
same, as presented in (6.7). 
Following the same way, the failure probability of state 2 gives: 
ௗ௉భ
ௗ௧
= ߣଵ ଵܲ(ݐ) −  ߣଶ ଶܲ(ݐ)               (6.15) 
Solving (6.15) gives: 
ଶܲ(ݐ) = (
ଶேିଵ
ଶ
)(݁ିቀ
మಿషభ
మ ቁఒబ ௧ − ݁ିቀ
మಿషభ
మ ାଵቁఒబ ௧ )             (6.16) 
From (6.7) and (6.16), the probability of the fail state is the summation of ଵܲ(ݐ) and 
ଶܲ(ݐ): 
ܴ(ݐ) = ଵܲ(ݐ) + ଶܲ(ݐ) = ቆቀ
ଵିଶே
ଶ
ቁ ݁ିቀ
మಿషభ
మ ାଵቁఒబ ௧ ቇ + (ଶேିଵ
ଶ
)(݁ିቀ
మಿషభ
మ ቁఒబ ௧ ) 
             (6.17) 
From (6.17) substituting in (6.12), the MTTF is: 
ܯܶܶܨெெ஼ ௪௜௧௛ ி்஼ ଵ =
ଵ
ఒబ
ቀଵିே
ேାଵ
ቁ                   (6.18) 
6.3.4 Reliability calculations for MMC with the proposed fault 
tolerant control 
The reliability of the MMC has a root change after the application of the 
proposed fault tolerant control, which is due to the ability of the MMC to work under 
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faults until reaching the cascading failure condition in one arm. To simplify the 
calculations and give a sense of the results, the reliability calculations are performed 
for the simulation model, which incorporates four submodules per arm, as previously 
presented (Table 4.1). In this particular case, the Markov reliability chain is 
developed as shown in Figure 6.5.  
 
Figure 6.5: Markov chain for a five-level modular multilevel converter with the 
proposed fault tolerant control. 
The Markov reliability chain shows that the MMC, with the proposed FTCU, 
has four possible finite states before reaching the failure state, instead of one as 
discussed in the previous section. The possible states are: 
 State 1: The healthy state (no faulty submodules) 
 State 2: Losing a submodule in the upper arm 
 State 3: Losing a submodule in the lower arm 
 State 4: Losing two submodules (one in the upper arm and one in the lower 
arm) 
 Fail state: Losing two submodules in the upper arm or two submodules in the 
lower arm, or both 
In this case, the two failure rates should be presented as ߣଵ and ߣଶ. ߣଵ is the failure 
rate of one submodule, and will be the same as calculated in (6.9). ߣଶ is the failure 
rate for losing two submodules, and should equal: 
ߣଶ = (2ܰ − 3)ߣ଴           (6.19) 
Based on the Markov chain, the probability for the first state P1 will remain the 
same, as presented in (6.7). Regarding the probability of the second state P2, it can 
be expressed as follows: 
ௗ௉మ
ௗ௧
= −(ߣଵ + ߣଶ) ଶܲ(ݐ) + ߣଵ ଵܲ(ݐ)     (6.20) 
The solution of the differential equation given in (6.20) gives: 
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ଶܲ(ݐ) =
ଶேିଷ
ଶ
൫݁ି(ఒభାఒమ)௧ − ݁ିଶఒభ௧൯     (6.21) 
ଷܲ(ݐ) has the same probability of ଶܲ(ݐ), since the conditions are the same. 
Moving to the forth state probability, this can also be emphasized from the Markov 
chain, as follows: 
ௗ௉ర
ௗ௧
= −(2ߣଶ) ସܲ(ݐ) + ߣଵ ଶܲ(ݐ) + ߣଵ ଷܲ(ݐ)      (6.22) 
The solution of this differential equation is expressed as: 
ସܲ(ݐ) =
(ଶேିଷ)మ
ସ
൫݁ିଶఒభ௧ + ݁ିଶఒమ௧൯ − (ଶேିଷ)
మ
ଶ
݁ି(ఒభାఒమ)௧    (6.23) 
The reliability function R(t) is the summation of the four probabilities, as follows 
ܴ(ݐ) = ଵܲ(ݐ) + ଶܲ(ݐ) + ଷܲ(ݐ) + ସܲ(ݐ) 
= ቆ(2ܰ − 2) + (ேିଷ)
మ
ସ
ቇ ݁ିଶ (ଶேିଵ)ఒబ ௧ + ቆ(2ܰ − 3) − (ଶேିଷ)
మ
ସ
ቇ ݁ିଶ(ଶேିଶ)ఒబ ௧ +
ቀ(ଶேିଷ)
మ
ସ
ቁ ݁ିଶ(ଶேିଷ)ఒబ ௧           (6.24) 
From (6.24), substituting in (6.8), the mean time to failure is: 
ܯܶܶܨெெ஼ ௪௜௧௛ ி்஼ =
ଵ
ଶఒబ
ቌ
ቆ(ଶேିଶ)ା(మಿషయ)
మ
ర ቇ
(ଶேିଵ)
+
ቆ(ଶேିଷ)ି(మಿషయ)
మ
ర ቇ
(ଶேିଶ)
+
൬(మಿషయ)
మ
ర ൰
(ଶேିଷ)
ቍ     (6.24) 
To compare the reliability before and after the application of the proposed 
fault tolerant control, the reliability density functions presented in (6.11), (6.17) and 
(6.24) are plotted against time for a five-level MMC. The IGBT failure rate ߣ଴ is 
assumed to be 10ି଻ℎିଵ, which is almost three years [110].  
As shown in Figure 6.6, the reliability density function is considerably 
enhanced, which means that the rate of failure for the MMC is decreased.  
 
Figure 6.6: Plot of reliability density functions before and after the application of 
the proposed fault tolerant control. 
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This is also apparent when the MTTF is calculated, which gives 1615 days 
when applying the proposed fault tolerant control and 998 days when applying the 
redundancy based fault tolerant control compared to 82 days when the FTCU is 
deactivated. 
6.4 Simulation Results 
6.4.1 The FTCU performance under IGBT open circuit fault  
This task is devoted to assessing the capabilities of the proposed control 
strategy, the FDU and the FTCU under an IGBT open circuit fault in a submodule. 
The upper switch of the third submodule in the upper arm of phase a is intentionally 
opened at t= 0.5s, while enabling the proposed FDU and FTCU. The FTCU isolates 
the faulty submodule, and the third submodule in the lower arm, to balance the 
energy between the two arms. Furthermore, the FTCU increases the  ݒ௖∗ from 2.25 
kV to 3 kV (Figure 6.7), and adjusts the phase shift of the carrier waves from 45º to 
60º, in order to compensate for the loss of two isolated submodules. These actions 
are sufficient to tolerate the fault and restore the stability of the MMC control 
system, as apparent from the results seen in Figures 6.8 (a) and (b), where the three-
phase output voltages and currents are balanced. The capacitor voltages of the 
remaining submodules restore their balance around the new desired value set by the 
FTCU, as indicated in Figure 6.9 (c). As expected, the capacitor voltages increase 
slightly at the moment of fault detection, t = 0.533s. It should be noted that the 
capacitor voltages of the isolated submodules freeze at their values when isolation 
occurs. Figures 6.10 and 6.11 demonstrate that the proposed RLS algorithm 
adequately estimates the capacitor voltages during the fault. The ADALINE and 
RLS algorithms provide the FDU and the FTCU with accurate data that result in 
precise performance during transient periods. With the help of the FTCU, the 
averaging and balancing control loops are able to quickly overcome the 
consequences of a fault, and forces the differential current to reach its rated value 
prior to the occurrence of the fault, as displayed in Figure 6.11 (a). Moreover, the 
averaging and balancing control signals retain their stability, as illustrated in Figures 
6.11 (b) and (c), respectively. 
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Figure 6.7: Dynamic performance of the proposed FTCU under an open-circuit 
fault in a submodule. 
 
Figure 6.8: Enabling the proposed FTCU for an open-circuit fault: a) Three-phase 
voltages, b) three-phase load currents, c) voltages of leg a submodules. 
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Figure 6.9: Actual and estimated voltages of the upper arm submodules of phase a, 
under an open-circuit fault while enabling the proposed FTCU. 
 
Figure 6.10: Actual and estimated voltages of the lower arm submodules of phase 
a, under an open-circuit fault while enabling the proposed FTCU. 
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Figure 6.11: Action of the different controllers for leg a with enabling the FTCU for 
an open-circuit fault: a) Actual and reference waveform of the circulating current, 
b) averaging voltage reference, c) balancing voltage reference for the first 
submodule of the upper arm. 
 
6.4.2 The FTCU Performance under IGBT short circuit fault  
This case is conducted in order to investigate the capabilities of the proposed 
control strategy, the FDU and the FTCU under an IGBT short circuit fault in a 
submodule. A short-circuit fault is applied to the upper switch of the third submodule 
in the upper arm of phase a at t= 0.5s, while enabling the proposed FDU and FTCU. 
At the instant of fault detection, the FTCU isolates the faulty submodule in the upper 
arm, and its corresponding third submodule in the lower arm, in order to balance the 
energy between the two arms. Furthermore, the FTCU increases the  ݒ௖∗ from 2.25 
kV to 3 kV, as displayed in Figure 6.12, and modifies the phase shift of the carrier 
waves from 45º to 60º to compensate for the loss of two submodules. Figures 6.13 
(a) and (b) show the three-phase output voltages and currents, which are balanced. 
The capacitor voltages of the remaining submodules restore their balance at the new 
set value, as illustrated in Figure 6.13 (c). The proposed RLS scheme accurately 
estimates the capacitor voltages during a short-circuit fault, as indicated in Figures 
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6.14 and 6.15. Figure 6.16(a) shows that the FTCU stabilizes the operation of the 
averaging and balancing control loops, which succeed in limiting the magnitude of 
the differential current, and tightly track its reference. Additionally, the improved 
averaging and balancing control signals are portrayed in Figures 6.16 (b) and (c), 
respectively. 
 
Figure 6.12: Dynamic performance of the proposed FTCU under a short-circuit 
fault in a submodule. 
 
Figure 6.13: Enabling the proposed FTCU for a short-circuit fault: a) Three-phase 
voltages, b) three-phase load currents, c) voltages of leg a submodules. 
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Figure 6.14: Actual and estimated voltages of the upper arm submodules of phase 
a, under a short-circuit fault. 
 
Figure 6.15: Actual and estimated voltages of the lower arm submodules of phase 
a, under a short-circuit fault. 
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Figure 6.16: Action of the different controllers for leg a with enabling the FTCU for 
a short-circuit fault: a) Actual and reference waveform of the circulating current, b) 
averaging voltage reference, c) balancing voltage reference for the first submodule 
of the upper arm. 
6.4.3 Performance of the FTCU under multiple faults  
This case is devoted to investigating the capabilities of the proposed control 
strategy, the FDU and the FTCU under multiple IGBT faults in different 
submodules. Firstly, an open-circuit fault is applied to the upper switch of the third 
submodule in the upper arm of phase a at t= 0.5s. Then, at t= 0.7s, a short-circuit 
fault is applied to the second submodule in the lower arm of phase a while enabling 
the proposed FDU and FTCU. At the instant of the first fault detection, the FTCU 
isolates the faulty submodule in the upper arm, and its corresponding third 
submodule in the lower arm, to balance the energy between the two arms. 
Furthermore, the FTCU increases the  ݒ௖∗ from 2.25 kV to 3 kV, and modifies the 
phase shift of the carrier waves from 45º to 60º, in order to compensate for the loss 
of two submodules. At the moment of detection of the second fault, the FTCU 
instantaneously isolates the second submodule in the lower arm of phase a which is 
faulty, and re-inserts the third submodule in the same arm which has been previously 
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bypassed as a response from the FTCU against the first fault, thus the energy 
between the two arms is always balanced. Figures 6.17 (a) and (b) show the three-
phase output voltages and currents which are balanced during the entire period, and 
after the application of the two faults. The capacitor voltages of the remaining 
submodules restore their balance at the new set value, as illustrated in Figure 6.17(c). 
The proposed RLS scheme accurately estimates the capacitor voltages during the 
entire period, as indicated in Figures 6.18 and 6.19. Figure 6.20 (a) shows that the 
FTCU stabilizes the operation of the averaging and balancing control loops during 
the two faults, which succeeds in limiting the magnitude of the differential current 
and tightly tracking its reference. Additionally, the improved averaging and 
balancing control signals are portrayed in Figures 6.20 (b) and (c), respectively. 
 
Figure 6.17: Enabling the proposed FTCU for multiple faults: a) Three-phase 
voltages, b) three-phase load currents, c) voltages of leg a submodules. 
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Figure 6.18: Actual and estimated voltages of the upper arm submodules of phase 
a, under multiple faults. 
 
Figure 6.19: Actual and estimated voltages of the lower arm submodules of phase 
a, under multiple faults. 
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Figure 6.20: Action of the different controllers for leg a with enabling the FTCU for 
multiple faults: a) Actual and reference waveform of the circulating current, b) 
averaging voltage reference, c) balancing voltage reference for the first submodule 
of the upper arm. 
6.4.4 Performance of the FTCU under cascading failures  
This case is performed in order to investigate the capabilities of the proposed 
control strategy, the FDU and the FTCU under cascading failure. Firstly, an open-
circuit fault is applied to the upper switch of the third submodule in the upper arm 
of phase a at t= 0.5s. Then, at t= 0.55s, another short-circuit fault is applied to the 
forth submodule in the same arm whilst enabling the proposed FDU and FTCU. At 
the instant of the first fault detection, the FTCU isolates the faulty submodule in the 
upper arm, and its corresponding third submodule in the lower arm, in order to 
balance the energy between the two arms. Furthermore, the FTCU increases the  ݒ௖∗ 
from 2.25 kV to 3 kV, and modifies the phase shift of the carrier waves from 45º to 
60º, in order to compensate for the loss of two submodules. At the moment of the 
second fault, the FTCU considers this condition as a cascading failure condition, 
since the percentage of faulty submodules to the total number of submodules in the 
upper arm of phase a is higher than 25%. As a result, the FTCU isolates all 
submodules in the three legs and blocks the converter. Figure 6.21 shows the 
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reference of capacitor voltages, which increased from 2.25 to 3 kV after the first 
fault, while after the second fault are decreased to 0 kV, in order to block the MMC. 
Figures 6.22 (a) and (b) show the three-phase output voltages and currents which are 
balanced after the application of the first fault, but after the second fault, the three 
phase voltages and currents progress towards zero. The capacitor voltages of the 
remaining submodules restore their balance at the new set value after the first fault, 
and then remain constant due to the isolation of the MMC, as a result of the second 
fault, as illustrated in Figure 6.22(c). The proposed RLS scheme accurately estimates 
the capacitor voltages until the application of the second fault, as indicated in Figures 
6.23 and 6.24. Figure 6.25 (a) shows that the FTCU stabilizes the operation of the 
averaging and balancing control loops during the application of the first fault, which 
succeeds in limiting the magnitude of the differential current and tightly tracking its 
reference. Additionally, the improved averaging and balancing control signals are 
portrayed in Figures 6.25 (b) and (c), respectively. However, after the detection of 
the second fault, the output signals of the proposed controller are nulled, due to the 
MMC blocking order. 
 
Figure 6.21: Dynamic performance of the proposed FTCU under cascading failure. 
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Figure 6.22: Enabling the proposed FTCU for cascading failures: a) Three-phase 
voltages, b) three-phase load currents, c) voltages of leg a submodules. 
 
Figure 6.23: Actual and estimated voltages of the upper arm submodules of phase 
a, under cascading failures. 
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Figure 6.24: Actual and estimated voltages of the lower arm submodules of phase 
a, under cascading failures. 
 
Figure 6.25: Action of the different controllers for leg a with enabling the FTCU for 
cascading failures: a) Actual and reference waveform of the circulating current, b) 
averaging voltage reference, c) balancing voltage reference for the first submodule 
of the upper arm. 
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6.5 Chapter summary 
The chapter has presented a new fault tolerant control strategy for the MMC 
which is based on modifying the parameters of the capacitor voltage balancing 
technique presented in Chapter 4. The proposed method is integrated with the fault 
detection algorithm introduced in Chapter 5 to form a complete inner controller for 
the MMC. This action results in a significant reduction of the number of sensors and 
their associated wiring issues. Furthermore, the reliability enhancement of the MMC 
with the proposed FTCU is studied using Markov chains, and was significantly 
improved, which is reflected in an increased MTTF. Accurate performance of the 
proposed fault tolerant-based control strategy is revealed from the results presented 
and discussed in this chapter. In addition, these results prove that the proposed fault 
tolerant control strategy balances the capacitor voltages of the different SMs at a 
new set value, and limits the circulating current during SM faults. 
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Chapter 7 
 
 
Validation of Proposed Techniques 
Using Hardware in The Loop Real-
Time Simulations 
7.1 Introduction 
This chapter presents the validation of the proposed capacitor voltage 
balancing, fault detection and tolerant control techniques using a HIL simulation 
concept, in order to practically evaluate the performance of the proposed control. 
This is done by using a real-time digital simulator connected to a real-time field 
programmable gate array (FPGA) based physical controller. Firstly, the concept of 
HIL simulation systems is presented with focus on their advantages over offline 
simulations and experimental setups. Then, the platform of the HIL used for testing 
the proposed techniques is described, showing its main parts. A comparative study 
is also conducted, in order to illustrate the practical assessment of the proposed 
techniques when applied to a real MMC project with a large number of voltage 
levels. Finally, different case studies are applied to the HIL system, and their 
corresponding results are analysed and compared with those captured from the off-
line PSCAD simulations. 
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7.2 HIL System Description 
Although off-line simulations are accurate modelling techniques for power 
systems, they may suffer from various difficulties such as high computational time, 
particularly for an application such as MMC, which is composed of a large number 
of series connected submodules. Moreover, they cannot precisely illustrate the in-
operation behaviour of real controllers under different operating conditions [111]. 
HIL simulations can be used as a suitable alternative for testing and prototyping 
newly developed control techniques that will be applied to power electronic devices. 
The HIL simulator is defined as a setup that emulates a system, by immersing 
faithful physical replicas of some of its subsystems within a closed-loop virtual 
simulation of the remaining subsystems[112]. This means that the basic task of the 
HIL simulator is to capture the bi-directional or closed loop interactions between a 
physical controller and the virtual simulation. As shown in Figure 7.1, the HIL 
simulation platform combines a real-time physical controller and a real-time digital 
simulator.  
 
Figure 7.1: Structure of the HIL platform. 
The main advantages of the HIL simulations can be summarized in the 
following points [113], [114]: 
 Cost effective due to the reduced hardware when compared to 
experimental circuits 
 Since it is a simulation-based system, rapid prototyping is available as it 
does not need hardware modifications 
 The ability to run on a real-time basis due to its advanced computational 
structure 
 HIL simulators are comprehensive and repeatable which means that they 
can be used in the testing of controllers that require a variety of operating 
conditions 
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 Finally, its most two important features are non-destructiveness and 
safety, which is very important in the research since it depends on 
applying faults on the MMC 
  
7.3 HIL System Implementation 
The MMC system is simulated using the RT-LAB [111], and downloaded to 
the OP-4510 real time digital simulator [115], while the proposed MMC control 
technique and its associated capacitor voltage estimation units are programmed 
using the LAB-VIEW software [116], and uploaded to an FPGA physical controller 
type cRIO-9024 [117], as shown in Figure 7.2. Appendix C shows the details of the 
HIL simulations. 
 
(a) 
 
(b) 
Figure 7.2: The HIL platform system components: a) the block diagram of the 
HIL platform, b) a snapshot of the HIL system. 
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The system parameters are identical to the PSCAD-simulated systems that 
are presented in Table 4.1. The following sub-sections illustrate each part of the 
platform. 
7.3.1 The real-time physical controller 
The real-time controller shown in Figure 7.3 is a cRIO system type 9024 
reconfigurable controller made by National Instruments [117]. This controller 
contains an internal real-time process and FPGA controller type virtex 5 [118], 
which combines high speed calculations with the ability to deal with various types 
of physical signals. Moreover, it has 8 slots where different modules can be fitted, 
offering a wide range of analogue and digital cards that can be utilized for both signal 
acquisition and measurements. 
 
 
Figure 7.3: The cRIO-9024 real-time controller. 
 
The real-time controller is responsible for controlling the MMC in very small 
time steps (25 ns) by applying the proposed control technique and then generating 
the submodules’ switching signals. As shown in Figure 7.4, the main advantage of 
using FPGA controllers over processor-based systems is the ability to implement the 
application logic in hardware circuits, instead of using a complex operating system, 
which saves a significant amount of time and enables it to be competitive for real-
time control applications. It is programmed using LABVIEW, in order to 
demonstrate 4 control loops through which the controller performs its desired 
functions. The tasks of these loops are: 
 Submodule capacitor voltage estimation techniques (ADALINE and 
RLS) 
 The proposed capacitor voltage-balancing algorithm 
 The submodule fault detection algorithm 
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To achieve these functions, the real-time controller must receive from the 
real-time digital simulator the output voltage and the arm voltages. Further, it should 
output the firing signals required for switching the MMC submodules. 
 
Figure 7.4. The application logic inside the FPGA-based controller [119], [120]. 
7.3.2 The real-time digital simulator 
The real-time digital simulator used in the HIL platform is the OP4510, made 
by OPAL-RT (Figure 7.5).  
 
Figure 7.5: The OP4510 real-time digital simulator. 
It is responsible for simulating the MMC power system and exchanging data 
with the real-time controller through its hardware ports. As shown in Figure 7.6, the 
OP4510 consists of three main parts: 
1. The KINTEX 7 FPGA carrier board is responsible for controlling the I/O 
ports, which enables the system to exchange signals with the physical 
controllers demonstrating different signal types. 
2. The multi-core CPU, which builds the state space representation for the 
MMC system, and performs the real-time calculations that are necessary for 
system modelling 
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3. The Ethernet port, which connects the OP4510 with a host PC for the purpose 
of changing the system parameters 
 
 
Figure 7.6: The OP4510 internal structure [115]. 
The OP4510 is programmed using the RT-LAB software package and 
MATLAB/SIMULINK [121]. The process starts with modelling the MMC and 
its attachments using SIMULINK, including the hardware signals that need to 
be inputted or outputted from the simulator. The RT-LAB is then responsible for 
synthesizing the system, building the bootable file which will be loaded into the 
simulator, and then running the real-time simulation. Looking inside the 
simulation, the real-time simulation model expects to receive the IGBT’s firing 
signals from the cRIO controller while sending the arm inductor voltages and 
the AC output voltage. It is important to mention that the whole system is 
running at a very low time step (25 µs), which makes it convenient for real-time 
testing. 
7.4 Practical Assessment of the Proposed Techniques 
The main aim of building a HIL platform is an ability to assess any proposed 
control technique by determining whether it can be implemented industrially or not. 
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Also the use of HIL simulations ascertains the feasibility of any developed 
algorithms. Regarding the proposed techniques for MMC inner control, fault 
detection and tolerant control algorithms, the great challenge in implementing these 
control functions is the computational volume required, as all tasks depend on the 
estimation of the capacitor voltages for all submodules, which may total at least 800 
per leg. If the computational burden is too high, a computer with a very large 
processor is required, and in this case the control technique would need code 
optimization and several reductions in the calculations. For this purpose, the 
computational burden of the simulated MMC is presented, and based on this a 
conception is shown for a real MMC project with 800 submodules per arm. The 
computational burden can be calculated by the number of logical resources 
consumed inside the FPGA. The building unit of an FPGA is the lookup table (LUT). 
As shown in Figure 7.7, a 4-input LUT is a small piece of RAM which is connected 
in the form of combinational logic to perform a specific function. The relationship 
between the 4 inputs and the outputs are simply a truth table, which is built through 
the synthesizing process. 
 
Figure 7.7: 4-way LUT.  
The implementation of the proposed control on the cRIO virtex 5 based 
FPGA controller for controlling a MMC with 8 modules per arm consumed 19,872 
LUTs, with the physical controller having an embedded FPGA system with a 
maximum number of 28800 LUTs, which means that only 70% of the FPGA’s 
resources are utilized. This means that when selecting a controller for an MMC with 
800 submodules per leg, applying the proposed control technique will require 
1,987,200 LUTs. This can easily be achieved by using three FPGA controller type 
VIRTEX 7s, which have 2,000,000 LUTs inside their processing unit [119], [120]. 
Therefore, 99% of the logic capacity of the controller is utilized, which means that 
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the proposed control techniques can be implemented practically in terms of 
computational burden.  
7.5 HIL Simulation Results 
All case studies conducted using PSCAD simulations were repeated using HIL 
simulation, in order to examine the performance of the proposed techniques and 
compare the acquired results in both simulation systems. 
7.5.1 Case 1: The performance of the proposed control under 
dynamic change of output voltage reference 
This case is identical to that presented in sub-section 4.4.1, and is dedicated 
to examining the performance of the proposed capacitor voltage estimation-based 
control algorithm for the MMC under the dynamic change of the reference phase 
voltage. The reference capacitor voltage ݒ௖∗ is set at vdc/N = 2.25KV, while the 
reference phase voltage signal ݒ௢∗ is dynamically changed from 0.7pu to 1 pu.  
The measured three-phase AC voltages follow their reference signals, as 
illustrated in Figure 7.8(a). Initially, when ݒ௢∗ = 0.7 pu, six submodules are utilized, 
and when ݒ௢∗ = 1 pu, all submodules are encompassed. Figure 7.8(b) displays the 
three-phase load currents. Figures 7.9(a) and 7.9(b) trace the capacitor voltages, 
which are grouped into two main trajectories, one for the upper arm and the other 
for the lower arm. The proposed MMC controller succeeds in balancing the capacitor 
voltages at their reference value of 2.25 KV. Moreover, Figure 7.10 (a) displays the 
estimated capacitor voltage of the first submodule, and compares it with its 
corresponding actual voltage. Fast tracking with accurate performance of the 
proposed scheme, based on the RLS algorithm for estimating submodule capacitor 
voltages, is evident. Furthermore, the circulating current tightly tracks its reference 
signal, as demonstrated in Figure 7.10(b). Figures 7.11(a) and 7.11(b) illustrate the 
actions of the averaging and balancing controllers for the first submodule at the 
upper arm ݒ௖௨ଵ ௕௔௟∗ , respectively. These results reveal the efficient utilization of the 
proposed capacitor voltage estimation scheme for the control algorithm of the MMC. 
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(a)                                                                              (b) 
Figure 7.8: Performance of the proposed inner controller under dynamic change of 
ݒ௢∗: a) Three-phase voltages, b) three-phase load currents. 
 
     
(a)                                                                              (b) 
Figure 7.9: Performance of the proposed inner controller under dynamic change of 
ݒ௢∗: a) submodules voltages of upper arm in leg a, b) submodules voltages of lower 
arm in leg a. 
 
 
      
(a)                                                                            (b) 
Figure 7.10: Action of the different controllers for leg a during dynamic change of 
ݒ௢∗: a) Actual voltage of submodule 1 and its estimated signal, b) Actual and 
reference waveform of the circulating current. 
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(a)                                                                              (b) 
Figure 7.11: Action of the different controllers for leg a during dynamic change of 
ݒ௢∗: a) averaging voltage reference, b) modulating signal for the first submodule of 
the upper arm. 
7.5.2 Case 2: The performance of the proposed under IGBT open 
circuit fault 
This case is similar to that presented in sub-section 6.4.1, with the lower 
IGBT of the third submodule being opened to resemble an open-circuit fault 
condition. The results are in contrast with PSCAD simulations. As shown in Figure 
7.12, the proposed FDU successfully detected the fault after 35.6 ms, compared to 
33 ms in off-line simulations. This increase in detection time is logical, as the 
physical controller runs at a definite clock frequency. The FTCU succeeds in 
restoring the stability of the MMC directly after the detection of the fault. This is 
performed by isolating the faulty submodule, and one healthy submodule, from the 
other arm to balance the energy. The reference signal of the capacitor voltage,  ݒ௖∗, 
is then increased from 2.25 to 3 kV, which compensates the lost energy of the faulty 
submodule. Moreover, the phase shift between carrier signals is increased from 45° 
to 60°. This appears in the three phase voltages and currents shown in Figures 7.13 
(a) and (b), respectively, since they are free from DC components and distortion. 
Also, the capacitor voltages have their reference signals,  ݒ௖∗, tracked in a balanced 
manner over the entire test period, as illustrated in Figure 7.14. The RLS unit 
estimates all healthy capacitor voltages, with an average error significantly lower 
than 5%, as shown in Figure 7.15 (a). Regarding the estimation of the faulty 
submodule, the estimated signal contains large amounts of steady state error, which 
helps the FDU quickly detect the fault, as demonstrated in Figure 7.15 (b). The 
proposed capacitor voltage balancing succeeds in controlling the MMC during the 
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fault with the aid of the FTCU. This appears in the reduced value of the differential 
current, ݅ௗ௜௙௙, which strictly tracks its reference signal, as given in Figure 7.16 (a). 
Moreover, the averaging and balancing control signals are stable over the entire 
period, with only minor fluctuations when the fault is initially generated, as indicated 
in Figures 7.16 (b) and (c). 
 
Figure 7.12: Dynamic performance of the proposed control under an open-circuit 
fault in a submodule. 
 
                                                                      
                                     (a)                                                                              (b) 
Figure 7.13: Performance of the proposed control for an open-circuit fault: a) 
Three-phase voltages, b) three-phase load currents. 
 
     
                              (a)                                                                                    (b) 
Figure 7.14: Performance of the proposed control for an open-circuit fault: a) 
submodule voltages of upper arm in leg a, b) submodule voltages of lower arm in 
leg a. 
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        (a)                                                                             (b)  
Figure 7.15: RLS-estimated signals in the upper arm of leg a under open-circuit 
fault: a) first submodule (healthy), b) third submodule (faulty). 
      
                                     (a)                                                                               (b) 
 
(c) 
Figure 7.16: Action of the different controllers for leg a with enabling the proposed 
control for an open-circuit fault: a) Actual and reference waveform of the 
circulating current, b) averaging voltage reference, c) modulating voltage reference 
for the first submodule of the upper arm. 
7.5.3 Case 3: The performance of proposed control under IGBT 
short circuit fault 
This case is similar to that presented in sub-section 6.4.2, with the lower 
IGBT of the third submodule being opened to resemble an open-circuit fault 
condition. The results are in contrast with PSCAD simulations. The FDU is able to 
detect the fault in less than 3.2 ms, which is higher that the PSCAD simulations by 
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only 1 ms, due to the real-time calculations of the FPGA controller, as demonstrated 
in Figure 7.17. After fault detection, the proposed FTCU performed the same actions 
mentioned in the previous case to maintain stability. These actions led to stable 
performance of the MMC before and after fault application. The quality of the output 
voltage and current was not affected, as shown in Figure 7.18. Moreover, the 
capacitor voltages of MMC submodules tracked their reference with only minor 
differences between each other, as illustrated in Figure 7.19. Again, the RLS 
estimation unit was able to accurately estimate capacitor voltages of all healthy 
MMCs with a very small amount of error. However, this was not the case for faulty 
submodules, as there was a considerable error between the RLS and ADALINE-
estimated voltages, which assisted the FDU in its task. Figure 7.20 shows a sample 
for estimated voltages of one healthy submodule, and another one which is faulty. 
Furthermore, the proposed capacitor voltage balancing controller offers stable 
performance, which helps to reduce differential current, as given in Figure 7.21. 
 
Figure 7.17: Dynamic performance of the proposed control under a short-circuit 
fault in a submodule. 
.                  
        
                                (a)                                                                              (b) 
Figure 7.18: Enabling the proposed control for a short-circuit fault: a) Three-phase 
voltages, b) three-phase load currents. 
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                                    (a)                                                                                       (b) 
Figure 7.19: Enabling the proposed control for a short-circuit fault: a) submodule 
voltages of upper arm in leg a, b) submodule voltages of lower arm in leg a. 
     
 
                            (a)                                                                (b)  
Figure 7.20. RLS-estimated signals in the upper arm of leg a under short circuit: a) 
first submodule (healthy), b) third submodule (faulty). 
      
                                    (a)                                                                              (b) 
 
(c) 
Figure 7.21: Action of the different controllers for leg a with enabling the proposed 
control for a short-circuit fault: a) Actual and reference waveform of the circulating 
current, b) averaging voltage reference, c) modulating voltage reference for the first 
submodule of the upper arm. 
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7.5.4 Case 4: The performance of the proposed control under 
multiple submodule faults 
This case is identical to the PSCAD-offline simulated case presented in sub-
section 6.4.3, and is devoted to studying the behaviour of the real-time physical 
behaviour of the proposed techniques in the case of having two faults. Firstly, an 
open-circuit fault is applied to the upper switch of the third submodule in. the upper 
arm of phase a, then after 0.3s a short-circuit fault is applied to the first submodule 
in the lower arm of phase a while enabling the proposed FDU and FTCU. The FDU 
succeeds in detecting the first fault after 35.4 ms, as shown in Figure 7.22(a). 
Moreover, the FDU identifies the second fault after 3.2 ms, as shown in Figure 7.22 
(b). The detection time of the two faults was similar to that in PSCAD-offline 
simulations, with very small deviation. Figures 7.23(a) and (b) portray the three-
phase output voltages and currents, which are balanced even during the application 
of the two faults. The capacitor voltages of the remaining submodules of the upper 
and lower arms restore their balance at the new set value, as illustrated in Figures 
7.24(a) and (b), respectively. Consequent to the detection of the first fault, the 
proposed FTCU isolates the faulty submodule in the upper arm, and its 
corresponding third submodule in the lower arm, in order to balance the energy 
between the two arms. Furthermore, the FTCU increases  ݒ௖∗ from 2.25 kV to 3 kV, 
in order to compensate for the loss of two submodules. After the second fault is 
identified, the FTCU isolates the first submodule in the lower arm of phase a, which 
is faulty, and re-inserts the third submodule in the same arm, which is previously 
bypassed as a response from the FTCU against the first fault. Hence, the energy 
between the two arms is always balanced, and the capacitor voltages of the 
remaining submodules are regulated at the new set value, 3KV. The proposed RLS 
scheme accurately estimates the capacitor voltages during different operating 
conditions, as indicated in Figure 7.25(a). Figure 7.25(b) demonstrates that the 
FTCU succeeds in limiting the magnitude of the differential current, which tightly 
tracks its reference signal. Finally, the averaging and output voltage reference 
control signals are portrayed in Figures 7.26 (c) and (d), respectively. It is apparent 
that the proposed FTCU stabilizes the operation of the control loops during different 
types of faults. The results illustrate the satisfactory behaviour of the proposed 
control technique under different types of switch faults. 
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(a)                                                                             (b) 
Figure 7.22: Dynamic performance of the proposed control under multiple faults: 
a) fault 1, b) fault 2. 
    
(a)                                                                              (b) 
Figure 7.23: The performance of the proposed control under multiple faults: a) 
Three-phase voltages, b) three-phase load currents. 
 
 
    
(a)                                                                              (b) 
Figure 7.24: The performance of the proposed control under multiple faults: a) 
submodule voltages of upper arm in leg a, b) submodule voltages of lower arm in 
leg a. 
 
 
133 
 
    
(a)                                                                             (b) 
Figure 7.25: Action of the different controllers for leg a with enabling the proposed 
control for multiple failure: a) The capacitor voltage estimation of submodule Vcu1, 
b) actual and reference waveform of the circulating current. 
    
(a)                                                                             (b) 
Figure 7.26: Action of the different controllers for leg a with enabling the proposed 
control for multiple failure: a) averaging voltage reference, b) modulating voltage 
reference for the first submodule of the upper arm. 
7.5.5 Case 5: The performance of the proposed control under 
cascading failures 
This case is identical to that presented in sub-section 6.4.4 under PSCAD-
offline simulations for examining the real-time performance under cascading 
failures. A scenario of cascading failure is considered in this case study, in order to 
investigate the capabilities of the proposed control strategy. Firstly, an open-circuit 
fault is applied to the upper switch of the third SM in the upper arm of phase a. Then, 
after 0.5s, a short-circuit fault is applied to the fourth SM in the same arm. After 45 
ms, the FDU successfully detects the open-circuit fault, as indicated in Figure 15(a). 
Instantaneously, the FTC sorting algorithm isolates the faulty SM in the upper arm, 
and its corresponding third SM in the lower arm, in order to balance the energy 
between the two arms. In addition, the proposed FTC increases ݒ௖∗ from 2.25 kV to 
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3 kV, and modifies the phase shift of the carrier waves from 45º to 60º to compensate 
for the loss of two SMs. The FDU detected the short-circuit fault after 3.3 ms.  
The FTC sorting algorithm considers this condition as a cascading failure, 
since the percentage of faulty SMs in the upper arm of phase a reaches 25% of the 
total number of SMs. As a result, the FTC isolates the SMs in the three legs and 
blocks of the MMC. Figures 7.27 (a) and (b) portray the three-phase output voltages 
and currents, which are balanced even during the first fault. After the second fault, 
the three-phase voltages and currents are damped to zero, and the MMC is blocked. 
Figures 7.28 (a) and (b) illustrates that the capacitor voltages of the remaining SMs 
restore their balance at the new set value after the first fault. Following the second 
fault, the capacitors become floating, due to the converter blockage.  
The proposed RLS scheme accurately estimates the capacitor voltages, as 
indicated in Figure 7.29 (a). It should be noted that after the second fault, where the 
MMC is blocked, the estimated capacitor voltages tend to zero, due to assigning zero 
switching signals to the SMs. Subsequently, the capacitors become floating and their 
voltages cannot be estimated. Figure 7.29 (b) shows that the proposed strategy 
succeeds in limiting the magnitude of the differential current, which tightly tracks 
its reference signal. Additionally, the averaging voltage reference, and the 
modulation signal for the first SM of the upper arm, are portrayed in Figures 7.30 
(a) and (b), respectively. 
The results demonstrate the accurate dynamic behaviour and fast response of 
the proposed FDU and FTC under cascading failure. The proposed strategy 
stabilizes the operation of the averaging and balancing control loops during SM 
faults.  
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(a)                                                                          (b) 
Figure 7.27: The performance of the proposed strategy under cascading failure: a) 
three-phase voltages, b) three-phase load currents. 
    
(a)                                                                              (b) 
Figure 7.28: The performance of the proposed strategy under cascading failure: a) 
capacitor voltages of the upper arm in phase a, b) capacitor voltages of the lower 
arm in phase a. 
    
(a)                                                                                   (b) 
Figure 7.29: Action of the different controllers for leg a: a) The capacitor voltage 
estimation of SM Vcu1, b) Actual and reference waveforms of the circulating 
current. 
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(a)                                                                               (b) 
Figure 7.30: Action of the different controllers for leg a under cascading failures: 
a) averaging voltage reference, b) Modulation signal for the first SM of the upper 
arm. 
7.6 Chapter Summary 
This chapter has presented the validation of the proposed capacitor voltage 
balancing, fault detection and fault tolerant control techniques using HIL real-time 
simulation. Based on the memory consumed in the FPGA controller used in the HIL 
platform, a study for the controller design in case of applying the proposed 
techniques for a MMC with 401 voltage levels is calculated, including the sizing of 
memory resources to investigate the suitability of the proposed techniques when 
applied to a MMC with high number of voltage levels. This study confirms that the 
proposed techniques are highly suitable for industrial implementation. Finally, HIL 
real-time results illustrate the robust behaviour of the proposed techniques, which 
are similar to PSCAD-offline simulations. 
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Chapter 8 
 
 
Conclusion 
8.1 Conclusion 
This thesis presents two estimation units based on ADALINE and RLS 
algorithms for capacitor voltages of the submodules of the MMC. For each leg of 
the MMC, the proposed estimation unit requires only three sensors; one for the phase 
voltage and the others for the voltages across the arm reactors. Moreover, the 
proposed RLS estimation unit is integrated with a control strategy, in order to 
balance the voltages across the submodules of the MMC. Furthermore, the estimated 
capacitor voltages from the two techniques are utilized to detect and localize the 
open-circuit and short-circuit faults of submodule switches. Finally, it proposes a 
FTCU depending on a sorting algorithm, which is attached to the proposed capacitor 
voltage balancing and fault detection techniques, in order to form an integrated 
MMC inner controller. After isolating the faulty submodules, the proposed FTCU 
boosts the capacitor voltage, and modifies the phase shift between the carrier signals 
for the rest of submodules in the leg, in order to cope with the reduced number of 
effective submodules. The proposed integrated control strategy eliminates the need 
for direct measurements of capacitor voltages and their associated communication 
systems, which renders it suitable for implementing a low-cost centralized controller 
for the MMC with a large number of submodules. In addition, the proposed FDU 
and FTCU do not require any extra components, as they are based on the estimation 
algorithms that are simultaneously utilized for the proposed control of the MMC.  
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The fast response and accurate tracking of the proposed scheme for 
submodule capacitor voltage estimation are revealed from the results of offline 
simulations, as well as HIL real-time simulations, where the proposed control is 
tested under different dynamic conditions. Moreover, the proposed MMC controller 
succeeds in balancing the capacitor voltages. The accurate performance of the 
proposed FDU for detecting and localizing different faults, results from its hybrid 
processing, where the fault decision is not only based on the reduction on the 
estimated per-unit voltage, but also on the rate of change of the difference between 
the estimated voltages from the proposed ADALINE and RLS algorithms. 
Furthermore, the proposed FTCU succeeds in stabilizing the operation of the 
averaging and balancing control loops of the MMC under different types of faults. 
In addition, the circulating current tightly tracks its reference signal.  
8.2 Summary of Contributions 
The summaries of contributions achieved in the thesis are listed below: 
 Conducting a detailed review of the fault detection and tolerance control of 
MMCs (Chapters 2 and 3). This review includes the structure, operation and 
modulation of MMCs. Moreover, common capacitor voltage balancing 
techniques proposed in the past are investigated. In addition, all MMC 
submodule faults are mapped with a particular focus on the consequences 
associated with each fault type. Finally, popular fault diagnosis and tolerance 
control techniques used for MMCs are also investigated, in order to 
determine the research areas that need to be further investigated 
 Developing a capacitor voltage balancing technique for an MMC that 
depends on capacitor voltage estimation, without the need to measure the 
actual voltage in each submodule (Chapter 4), the proposed technique gives 
a better performance compared to other capacitor voltage techniques, since 
capacitor voltages are balanced under different operating conditions, keeping 
the output power free of distortions at a very low circulating current. 
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 Developing an improved fault diagnosis technique for detecting submodule 
faults which is able to detect and localize submodule faults without adding 
extra sensors or special power circuits, and without affecting the power 
quality of the MMC (Chapter 5), the proposed technique succeeds in 
detecting different submodule faults with a rapid response. Furthermore, it 
differentiates between fault events and outer system disturbances 
 Developing a software fault tolerant control technique for controlling the 
MMC in the case of occurrence of any submodule fault (Chapter 6), the 
proposed technique does not require any redundant components. This means 
that costs are minimized, keeping the MMC secured during the fault incident, 
leading to increased MMC reliability, since its availability is increased. 
8.3 Recommendations for Future Research 
The following research points could be investigated in future: 
 The stability of MMC-based HVDC grids could be investigated after 
applying the proposed MMC inner control, in order to assess the effect of 
fault tolerance in power system stability 
 The proposed capacitor voltage balancing technique and FTCU uses the PS-
PWM modulation technique. Other modulation techniques could be studied, 
in order to determine the most suitable switching algorithm for this 
application 
 The proposed FDU is designed to detect faults inside power electronic 
devices. A condition monitoring unit for health monitoring of submodules 
could be investigated for the purpose of detecting faults inside submodule 
capacitors 
 Another FDU for the detection of external DC faults could be attached to the 
proposed FDU, in order to offer an integrated FDU for detection of internal 
as well as external faults 
 The proposed MMC inner control could be tested industrially, by applying 
various industrial operating conditions (e.g. EMI, noise, etc.).  
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Appendix A 
 
 
Modelling of Wind Energy 
Conversion Systems 
This appendix describes the modelling process of wind energy conversion 
systems used in the simulation model which is presented in sub-section 4.3.2. 
A.1 Modelling of the Wind Turbine 
The wind turbine model is built according to the steady state characteristics 
of it. The power output is expressed as: 
௠ܲ = 0.5ߩܣܥ௣ݒ௪ଷ          (A.1) 
Where ߩ is the air density, ܣ is the effective area of the blade, ܥ௣ is the power 
coefficient of the turbine and ݒ௪  is the wind speed. The ܥ௣ needs to be modelled 
accurately as it is considered to be the governing factor in (1) since it determines the 
efficiency of the power converted from wind to mechanical [9]. The ܥ௣ is calculated 
from:  
ܥ௣ = 0.22(116ߣଵ − 0.4ߚ − 5)݁ିଵଶ.ହఒభ        (A.2) 
ߣଵ =
ଵ
ఒା଴.଴଼
− ଴.଴ଷହ
ଵାఉయ
         (A.3) 
where ߚ is the pitch angle and ߣ is the tip speed ratio. 
The output mechanical torque is given by:  
௠ܶ =
௉೘
ఠ೘
          (A.4) 
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where ߱௠ is the rotor angular speed. 
A.2 Modelling of PMSG 
A third order model is used to represent the PMSG on PSCAD/EMTDC 
software package. The mathematical equations of the PMSG model in the rotor 
frame are: 
ௗ
ௗ௧
൤
݅ௗ௦௘
݅௤௦௘
൨ = ቎
− ோೞ
௅೏
௅೜௉ఠ೘
௅೏
− ௅೏௉ఠ೘
௅೜
− ோೞ
௅೜
቏ ൤
݅ௗ௦௘
݅௤௦௘
൨ − ൦
௩೏ೞ
೐
௅೏
௩೜ೞ೐ ି௉ఠ೘ట೛೘
௅೜
൪       (A.5) 
Where: 
݅ௗ௦௘ , ݅௤௦௘  are the stator current components. 
ݒௗ௦௘ , ݒ௤௦௘  are the stator voltage components. 
ܴ௦ is the stator resistance while ܮௗ and ܮ௤ are the direct and quadrature components 
of the inductance. 
P is the number of pole pairs and ߰௣௠ is the magnetic flux inside the PMSG. 
The electromagnetic torque is given by:  
௘ܶ =
ଷ
ଶ
ܲ(݅௤௦௘ ߰௣௠ + ൫ܮௗ − ܮ௤൯݅௤௦௘ ݅ௗ௦௘ )        (A.6) 
From (A1.4) and (A1.6) the electromechanical equation is written as:  
௠ܶ − ௘ܶ = ܬ
ௗఠ೘
ௗ௧
+ ܤ߱௠         (A.7) 
A.3 Modelling of the DFIG 
Induction machine dynamic operation modes have been described by means 
of a system of voltage differential equations for the stator and rotor coils 
respectively. The DFIG mathematical model expressed in unit values and   
coordinate system are as follows: 

  sr
s
r
s
s
s u
T
k
Tdt
d  ''
1
,         (A.8) 

 

sr
s
r
s
s
s u
T
k
Tdt
d
 ''
1 ,                    (A.9)            
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
  rrr
r
s
r
sr u
TT
k
dt
d  ''
1
                 (A.10)
 

  rr
r
rs
r
sr u
TT
k
dt
d
 ''
1
,      (A.11) 
Rotor and stator feed voltage vector components are: 
sas uu  ,        (A.12) 
 scsbs uuu  3
1
 ,       (A.13) 
rar uu  ,         (A.14) 
 rcrbr uuu  3
1
 .      (A.15) 
The stator and rotor current vector components, expressed by means of the known 
magnetic flux components, are as follows: 
  r
r
s
s
s
s L
k
L
i ''
1  ,       (A.16) 
  r
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s
s
s L
k
L
i ''
1  ,           (A.17)   
,1''   r
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s
s
r
r LL
ki         (A.18) 
  r
r
s
s
r
r LL
ki ''
1 .       (A.19) 
The generator electromagnetic moment, at the same time representing the 
input value of the wind turbine two-mass model, is: 
  sssse iim  .                            (A.20) 
The following are the parametres as occurring in the equations from (A.8) to (A.19):  
s
'
s LL  , r
'
r LL  ,
rs
m
LL
L21 ,
s
m
s L
Lk  ,
r
m
r L
Lk  , 
s
'
s'
s R
LT   and 
r
'
r'
r R
LT  . 
The induction generator stator active and reactive power  momentary value 
is obtained by multiplying the stator voltage vector by conjugated-complex value of 
the stator current vector, as illustrated  below: 
 sssssa iuiup  ,                               (A.21) 
 sssssr iuiup  .                             (A.22) 
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The DFIG rotor active power momentary value  may be calculated in a similar way: 
 rrrrra iuiup  .                            (A.23) 
The momentary value of the rotor reactive power equals zero. 
The momentary values of the induction generator stator and rotor  current 
may be obtained from the  coordinate system components by means of the 
following equations: 
22
 sss iii  ,              (A.24)         
22
 rrr iii  .                           (A.25) 
Losses in the generator coils stator and rotor DFIG are: 
22
rrssCu iRiRp  .      (A.26) 
A.4 Control of Active and Reactive Power Injected into the Grid 
Controlling the flow of active and reactive powers in the grid is done by 
controlling both the DC and AC voltage at each terminal. The control system at each 
terminal is formed from five units as described in the following sub-sections. 
A.4.1 Phase locked loop 
The phase locked loop technique is responsible for synchronizing the AC 
voltage of the MMC with the grid voltage. This is done using a feed forward PI 
control loop which receives the quadrature axis voltage of the MMC AC terminals 
௧ܸ ௤. The output of the PI controller is then added to the initial angular frequency ߱଴. 
The output of the addition is passed through integrator resulting into the grid phase 
ߠ. 
A.4.2 AC and DC voltage control loops 
The active and reactive power control loops are very simple as they utilize 
two PI controllers to decide the values of the MMC direct and quadrature 
components of the desired MMC output current ݅ௗ∗  and ݅௤∗ . 
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A.4.3 Inner current loop 
The inner current control loop is used to regulate the MMC output current 
based on the received references from the DC and AC control loops, the loop is 
designed based on the MMC dynamics of the AC side: 
ܮ௚௥௜ௗ
ௗ௜೏
ௗ௧
= ݅௤ωܮ௚௥௜ௗ − ݅ௗܴ௚௥௜ௗ + ௧ܸ ௗ − ௦ܸ ௗ                       (A.27) 
ܮ௚௥௜ௗ
ௗ௜೜
ௗ௧
= −݅ௗωܮ௚௥௜ௗ − ݅௤ܴ௚௥௜ௗ + ௧ܸ ௤ − ௦ܸ ௤                    (A.28) 
Where ܮ௚௥௜ௗ and ܴ௚௥௜ௗ are the grid inductance and resistance. ௧ܸ is the MMC 
terminal voltage while ௦ܸ is the grid voltage. 
According to (A.27) and (A.28), two PI controllers are added to regulate the ݅ௗ and  
݅௤. The output of the two controllers is then added to the measured components of 
the grid voltage ௦ܸ ௗ and ௦ܸ ௤ forming two feed forward loops. The decoupled 
components of  ݅ௗ and  ݅௤ are then subtracted from the two loops resulting in the 
reference terminal voltages ௧ܸௗ∗  and ௧ܸ௤∗ . Figure A.1 shows the block diagram of the 
active and reactive power control. 
 
Figure A.1: Active and reactive power control. 
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Appendix B 
 
 
Details of PSCAD Simulation 
Models 
This appendix shows all details of the MMC simulation models, this include 
the following: 
 The MMC submodule model 
 The block of PS-PWM. 
 The ADALINE programming function 
 The RLS programming function 
 The block of the proposed capacitor voltage balancing algorithm. 
 The block of the proposed FDU. 
 The block of the proposed FTCU. 
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Figure B.1: The simulated 5 level MMC. 
 
Figure B.2: The submodule model. 
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Figure B.3: The RLS programming block. 
The following code is the RLS capacitor voltage balancing algorithm which is used 
in the RLS block (shown in Figure B.3): 
! try 
!2345678 
 #LOCAL REAL auphi 4 
 #LOCAL REAL auphip 4 
 #LOCAL REAL aupphi 4 
 #LOCAL REAL aup1 4 
 #LOCAL REAL aup2 4 
 #LOCAL REAL aup3 4 
 #LOCAL REAL aup4 4 
 #LOCAL REAL auth 4 
 
       IF (TIME .EQ. 0) THEN        
         cunter=1   
   i=0 
   DO AUK= 1, 4 
    i=i+1 
    auth(i) = 0 
          aup1(i) = 0 
          aup2(i) = 0 
          aup3(i) = 0 
          aup4(i) = 0 
   END DO 
          aup1(1) = 0.5 
          aup2(2) = 0.5 
          aup3(3) = 0.5 
          aup4(4) = 0.5 
       ENDIF  
 
       auphi(1) = $s1  
       auphi(2) = $s2  
       auphi(3) = $s3  
       auphi(4) = $s4 
 
!IF (cunter .EQ. 1) THEN 
!-----------------------p=(p-(p*phi*phi'*p/(la+phi'*p*phi)))/la;------- 
 
   i=0            ! uphip = phi'*p 
   DO AUK= 1, 4 
          i=i+1 
          
auphip(i)=(auphi(1)*aup1(i))+(auphi(2)*aup2(i))+(auphi(3)*aup3(i))+(auphi(4)*aup4(i
)) 
         END DO 
 
    i=0            ! under = la+uphip*phi 
         auunder=$landa 
   DO AUK= 1, 4 
          i=i+1 
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    auunder= auunder + (auphip(i)*auphi(i))  
   END DO 
 
   IF (auunder .GT. 0) THEN 
!****************************** 
   i=0  ! pphi=zero   
   DO AUK= 1, 4 
          i=i+1 
    aupphi(i)=0 
   END DO 
 
   i=0  ! pphi=p*phi   
   DO AUK= 1, 4 
          i=i+1 
    aupphi(1)=aupphi(1)+(aup1(i)*auphi(i)) 
    aupphi(2)=aupphi(2)+(aup2(i)*auphi(i)) 
    aupphi(3)=aupphi(3)+(aup3(i)*auphi(i)) 
    aupphi(4)=aupphi(4)+(aup4(i)*auphi(i)) 
   END DO 
 
   i=0  ! p=(p-(upphi*uphip/under))/la;    
   DO AUK= 1, 4 
          i=i+1 
          aup1(i)=(aup1(i)-(aupphi(1)*auphip(i)/auunder))/$landa 
          aup2(i)=(aup2(i)-(aupphi(2)*auphip(i)/auunder))/$landa 
          aup3(i)=(aup3(i)-(aupphi(3)*auphip(i)/auunder))/$landa 
          aup4(i)=(aup4(i)-(aupphi(4)*auphip(i)/auunder))/$landa 
    END DO 
!----------------------------------------------------------------------- 
 
!--------------------- th=th+p*phi*(y-phi'*th)  ------------------------ 
 
   i=0  ! c = y - phi'*th   
   cau = ($vd)-($va)-($vlu) 
   DO AUK= 1, 4 
          i=i+1 
    cau = cau - (auphi(i)*auth(i)) 
   END DO 
 
   i=0  ! th = th + pphi*c   
   DO AUK= 1, 4 
          i=i+1 
    auth(i) = auth(i) + (aupphi(i)*cau) 
   END DO 
!---------------------------------------------------------------------- 
   ENDIF 
!****************************** 
 
         cunter=0 
!       ENDIF 
       cunter=cunter+1 
       $vc1e = auth(1)  
       $vc2e = auth(2)  
       $vc3e = auth(3) 
       $vc4e = auth(4)  
 
 
Figure B.4: The ADALINE programming block. 
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The following code is the ADALINE capacitor voltage balancing algorithm which is 
used in the ADALINE block (shown in Figure B.4): 
! try 
!2345678 
       IF (TIME .EQ. 0) THEN         
         cunter=1 
         w1 = 0 
         w2 = 0 
         w3 = 0 
         w4 = 0 
       ENDIF  
 
!IF (cunter .EQ. 1) THEN 
         yc = w1*($s1) + w2*($s2) + w3*($s3) + w4*($s4)  
         E = ($s1)*($s1) + ($s2)*($s2) + ($s3)*($s3) + ($s4)*($s4)  
   y = ($vd)-($va)-($vlu)  
   IF (E .GT. 0) THEN 
           c = ($alphh)*(y-yc)/E 
           w1 = w1 + c*($s1)  
           w2 = w2 + c*($s2) 
           w3 = w3 + c*($s3) 
           w4 = w4 + c*($s4) 
   ENDIF 
   cunter=0 
!ENDIF 
       cunter=cunter+1 
       $vc1e = w1  
       $vc2e = w2  
       $vc3e = w3 
       $vc4e = w4  
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(a) 
 
(b) 
 
(c) 
Figure B.5: The block of the proposed capacitor voltage algorithm: a) The 
averaging controller, b) The balancing controller, c) The PS-PWM modulation 
technique. 
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Figure B.6: The block of the proposed FDU. 
The following code performs the necessary comparisons and decisions needed for the 
FDU block (shown in Figure B.6): 
       IF (($cs1 .GT. 200) .and. ($vsig1 .LT. 96)) THEN 
       $fsig1 = 1 
       $reset1 = 0 
 ELSEIF ($vsig1 .GT. 96) THEN 
 $fsig1 = 0 
       $reset1 = 1 
 ENDIF 
 
 IF (($cs2 .GT. 200) .and. ($vsig2 .LT. 96)) THEN 
       $fsig2 = 1 
       $reset2 = 0 
 ELSEIF ($vsig2 .GT. 96) THEN 
 $fsig2 = 0 
       $reset2 = 1 
 ENDIF 
 
 IF (($cs3 .GT. 200) .and. ($vsig3 .LT. 96)) THEN 
       $fsig3 = 1 
       $reset3 = 0 
 ELSEIF ($vsig1 .GT. 96) THEN 
 $fsig3 = 0 
       $reset3 = 1 
 ENDIF 
 
 IF (($cs4 .GT. 200) .and. ($vsig4 .LT. 96)) THEN 
       $fsig4 = 1 
       $reset4 = 0 
 ELSEIF ($vsig4 .GT. 96) THEN 
 $fsig4 = 0 
       $reset4 = 1 
 ENDIF 
 
 IF (($cs5 .GT. 200) .and. ($vsig5 .LT. 96)) THEN 
       $fsig5 = 1 
       $reset5 = 0 
 ELSEIF ($vsig5 .GT. 96) THEN 
 $fsig5 = 0 
       $reset5 = 1 
 ENDIF 
 
 IF (($cs6 .GT. 200) .and. ($vsig6 .LT. 96)) THEN 
       $fsig6 = 1 
       $reset6 = 0 
 ELSEIF ($vsig1 .GT. 96) THEN 
 $fsig6 = 0 
       $reset6 = 1 
 ENDIF 
 
 IF (($cs7 .GT. 200) .and. ($vsig7 .LT. 96)) THEN 
       $fsig7 = 1 
       $reset7 = 0 
 ELSEIF ($vsig7 .GT. 96) THEN 
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 $fsig7 = 0 
       $reset7 = 1 
 ENDIF 
 
 IF (($cs8 .GT. 200) .and. ($vsig8 .LT. 96)) THEN 
       $fsig8 = 1 
       $reset8 = 0 
 ELSEIF ($vsig8 .GT. 96) THEN 
 $fsig8 = 0 
       $reset8 = 1 
 ENDIF 
 
Figure B.7: The block of the proposed FDU. 
The following code is the fault tolerant control sorting algorithm which is installed 
inside the FTCU (shown in Figure B.7): 
       IF($fcas .EQ. 0) THEN 
       $ps1 = 0 
 $ps2 = 90 
 $ps3 = 180 
 $ps4 = 270 
 $ps5 = 45 
 $ps6 = 135 
 $ps7 = 225 
 $ps8 = 315 
 $f1 = 0 
 $f2 = 0 
 $f3 = 0 
 $f4 = 0 
 $f5 = 0 
 $f6 = 0 
 $f7 = 0 
 $f8 = 0 
       $vcreft = 2250 
 $nosm = 8 
 ELSEIF($fcas .EQ. 18) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 240 
 $ps4 = 270 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 225 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 0 
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 $f3 = 0 
 $f4 = 1 
 $f5 = 0 
 $f6 = 0 
 $f7 = 1 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF($fcas .EQ. 20) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 240 
 $ps4 = 270 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 0 
 $f3 = 0 
 $f4 = 1 
 $f5 = 0 
 $f6 = 1 
 $f7 = 0 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF($fcas .EQ. 24) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 240 
 $ps4 = 270 
 $ps5 = 60 
 $ps6 = 60 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 0 
 $f3 = 0 
 $f4 = 1 
 $f5 = 1 
 $f6 = 0 
 $f7 = 0 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF($fcas .EQ. 33) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 240 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 300 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 0 
 $f3 = 1 
 $f4 = 0 
 $f5 = 0 
 $f6 = 1 
 $f7 = 0 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
       ELSEIF($fcas .EQ. 36) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 240 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 0 
 $f3 = 1 
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 $f4 = 0 
 $f5 = 0 
 $f6 = 1 
 $f7 = 0 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
       ELSEIF($fcas .EQ. 40) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 240 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 60 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 0 
 $f3 = 1 
 $f4 = 0 
 $f5 = 1 
 $f6 = 0 
 $f7 = 0 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF($fcas .EQ. 65) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 120 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 300 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 1 
 $f3 = 0 
 $f4 = 0 
 $f5 = 0 
 $f6 = 0 
 $f7 = 0 
 $f8 = 1 
 $vcreft = 3000 
 $nosm = 6 
       ELSEIF($fcas .EQ. 66) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 120 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 300 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 1 
 $f3 = 0 
 $f4 = 0 
 $f5 = 0 
 $f6 = 0 
 $f7 = 1 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF($fcas .EQ. 72) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 120 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 60 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 1 
 $f3 = 0 
 $f4 = 0 
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 $f5 = 1 
 $f6 = 0 
 $f7 = 0 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF($fcas .EQ. 129) THEN 
 $ps1 = 0 
 $ps2 = 0 
 $ps3 = 120 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 300 
 $ps8 = 300 
 $f1 = 1 
 $f2 = 0 
 $f3 = 0 
 $f4 = 0 
 $f5 = 0 
 $f6 = 0 
 $f7 = 0 
 $f8 = 1 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF($fcas .EQ. 130) THEN 
 $ps1 = 0 
 $ps2 = 0 
 $ps3 = 120 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 300 
 $ps8 = 300 
 $f1 = 1 
 $f2 = 0 
 $f3 = 0 
 $f4 = 0 
 $f5 = 0 
 $f6 = 0 
 $f7 = 1 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF($fcas .EQ. 132) THEN 
 $ps1 = 0 
 $ps2 = 0 
 $ps3 = 120 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 1 
 $f2 = 0 
 $f3 = 0 
 $f4 = 0 
 $f5 = 0 
 $f6 = 1 
 $f7 = 0 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF(($fcas .EQ. 1) .or. ($fcas .EQ. 16) .or. ($fcas .EQ. 17)) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 240 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 300 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 0 
 $f3 = 1 
 $f4 = 0 
 $f5 = 0 
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 $f6 = 0 
 $f7 = 0 
 $f8 = 1 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF(($fcas .EQ. 2) .or. ($fcas .EQ. 32) .or. ($fcas .EQ. 34)) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 240 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 0 
 $f3 = 1 
 $f4 = 0 
 $f5 = 0 
 $f6 = 0 
 $f7 = 1 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF(($fcas .EQ. 4) .or. ($fcas .EQ. 64) .or. ($fcas .EQ. 68)) THEN 
 $ps1 = 0 
 $ps2 = 120 
 $ps3 = 120 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 180 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 0 
 $f2 = 1 
 $f3 = 0 
 $f4 = 0 
 $f5 = 0 
 $f6 = 1 
 $f7 = 0 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSEIF(($fcas .EQ. 8) .or. ($fcas .EQ. 128) .or. ($fcas .EQ. 136)) THEN 
 $ps1 = 0 
 $ps2 = 0 
 $ps3 = 120 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 60 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 1 
 $f2 = 0 
 $f3 = 0 
 $f4 = 0 
 $f5 = 1 
 $f6 = 0 
 $f7 = 0 
 $f8 = 0 
 $vcreft = 3000 
 $nosm = 6 
 ELSE 
 $ps1 = 0 
 $ps2 = 0 
 $ps3 = 120 
 $ps4 = 240 
 $ps5 = 60 
 $ps6 = 60 
 $ps7 = 180 
 $ps8 = 300 
 $f1 = 1 
 $f2 = 1 
 $f3 = 1 
 $f4 = 1 
 $f5 = 1 
 $f6 = 1 
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 $f7 = 1 
 $f8 = 1 
 $vcreft = 0 
 $nosm = 0 
 ENDIF 
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Appendix C 
 
 
Details of HIL Real-Time 
Simulations 
This appendix shows all details of the MMC HIL real-time simulations. As 
mentioned in Chapter 7, the HIL real-time simulations is done through incorporating 
a physical FPGA controller (programmed using Labview) with a real-time digital 
simulator (programmed using RT-LAB/Simulink enviroment). Thus, the appendix 
is divided into two sections: the first shows the details of the RT-LAB/Simulink 
Model which has the MMC model, the fault simulation block, the proposed FTCU, 
the PS-PWM switching algorithm and the MMC voltages and currents monitoring 
console. While the second part shows the LABVIEW program which shows the 
ADALINE and RLS estimation blocks, the propsoed capacitor voltage balancing 
algorithm and the proposed FDU. 
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C.1 The RT-LAB/Simulink Real-time Simulation Model 
 
Figure C.1: The block of the proposed FDU for one leg. 
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Figure C.2: The block of submodule including the fault simulation unit. 
 
Figure C.3: The blocks of the proposed FTCU. 
The following code is the fault tolerant control sorting algorithm which is installed 
inside a MATLAB function (as shown in Figure C.3): 
function 
[ps1,ps2,ps3,ps4,ps5,ps6,ps7,ps8,f1,f2,f3,f4,f5,f6,f7,f8,vcreft,no
sm]   = FTC(fcas) 
  
if fcas==0 
    ps1 = 0; 
    ps2 = 90; 
    ps3 = 180; 
    ps4 = 270; 
    ps5 = 45; 
    ps6 = 135; 
    ps7 = 225; 
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    ps8 = 315; 
    f1 = 0; 
    f2 = 0; 
    f3 = 0; 
    f4 = 0; 
    f5 = 0; 
    f6 = 0; 
    f7 = 0; 
    f8 = 0; 
       vcreft = 2250; 
    nosm = 8; 
elseif fcas == 18 
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 240; 
    ps4 = 270; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 225; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 0; 
    f3 = 0; 
    f4 = 1; 
    f5 = 0; 
    f6 = 0; 
    f7 = 1; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 20 
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 240; 
    ps4 = 270; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 180; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 0; 
    f3 = 0; 
    f4 = 1; 
    f5 = 0; 
    f6 = 1; 
    f7 = 0; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 24 
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 240; 
    ps4 = 270; 
    ps5 = 60; 
    ps6 = 60; 
    ps7 = 180; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 0; 
    f3 = 0; 
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    f4 = 1; 
    f5 = 1; 
    f6 = 0; 
    f7 = 0; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 33; 
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 240; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 300; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 0; 
    f3 = 1; 
    f4 = 0; 
    f5 = 0; 
    f6 = 1; 
    f7 = 0; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 36 
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 240; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 180; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 0; 
    f3 = 1; 
    f4 = 0; 
    f5 = 0; 
    f6 = 1; 
    f7 = 0; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 40; 
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 240; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 60; 
    ps7 = 180; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 0; 
    f3 = 1; 
    f4 = 0; 
    f5 = 1; 
    f6 = 0; 
    f7 = 0; 
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    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 65  
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 120; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 300; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 1; 
    f3 = 0; 
    f4 = 0; 
    f5 = 0; 
    f6 = 0; 
    f7 = 0; 
    f8 = 1; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 66 
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 120; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 300; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 1; 
    f3 = 0; 
    f4 = 0; 
    f5 = 0; 
    f6 = 0; 
    f7 = 1; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 72 
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 120; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 60; 
    ps7 = 180; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 1; 
    f3 = 0; 
    f4 = 0; 
    f5 = 1; 
    f6 = 0; 
    f7 = 0; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 129  
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    ps1 = 0; 
    ps2 = 0; 
    ps3 = 120; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 300; 
    ps8 = 300; 
    f1 = 1; 
    f2 = 0; 
    f3 = 0; 
    f4 = 0; 
    f5 = 0; 
    f6 = 0; 
    f7 = 0; 
    f8 = 1; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 130  
    ps1 = 0; 
    ps2 = 0; 
    ps3 = 120; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 300; 
    ps8 = 300; 
    f1 = 1; 
    f2 = 0; 
    f3 = 0; 
    f4 = 0; 
    f5 = 0; 
    f6 = 0; 
    f7 = 1; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif fcas == 132  
    ps1 = 0; 
    ps2 = 0; 
    ps3 = 120; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 180; 
    ps8 = 300; 
    f1 = 1; 
    f2 = 0; 
    f3 = 0; 
    f4 = 0; 
    f5 = 0; 
    f6 = 1; 
    f7 = 0; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif (fcas == 1) || (fcas == 16) || (fcas == 17)  
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 240; 
    ps4 = 240; 
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    ps5 = 60; 
    ps6 = 180; 
    ps7 = 300; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 0; 
    f3 = 1; 
    f4 = 0; 
    f5 = 0; 
    f6 = 0; 
    f7 = 0; 
    f8 = 1; 
    vcreft = 3000; 
    nosm = 6; 
elseif (fcas == 2) || (fcas == 32) || (fcas == 34) 
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 240; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 180; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 0; 
    f3 = 1; 
    f4 = 0; 
    f5 = 0; 
    f6 = 0; 
    f7 = 1; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif (fcas == 4) || (fcas == 64) || (fcas == 68)  
    ps1 = 0; 
    ps2 = 120; 
    ps3 = 120; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 180; 
    ps7 = 180; 
    ps8 = 300; 
    f1 = 0; 
    f2 = 1; 
    f3 = 0; 
    f4 = 0; 
    f5 = 0; 
    f6 = 1; 
    f7 = 0; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
elseif (fcas == 8) || (fcas == 128) || (fcas == 136)  
    ps1 = 0; 
    ps2 = 0; 
    ps3 = 120; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 60; 
    ps7 = 180; 
    ps8 = 300; 
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    f1 = 1; 
    f2 = 0; 
    f3 = 0; 
    f4 = 0; 
    f5 = 1; 
    f6 = 0; 
    f7 = 0; 
    f8 = 0; 
    vcreft = 3000; 
    nosm = 6; 
    else 
    ps1 = 0; 
    ps2 = 0; 
    ps3 = 120; 
    ps4 = 240; 
    ps5 = 60; 
    ps6 = 60; 
    ps7 = 180; 
    ps8 = 300; 
    f1 = 1; 
    f2 = 1; 
    f3 = 1; 
    f4 = 1; 
    f5 = 1; 
    f6 = 1; 
    f7 = 1; 
    f8 = 1; 
    vcreft = 0; 
    nosm = 1000000; 
end 
  
 
 
Figure C.4: The blocks of the PS-PWM switching algorithm. 
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Figure C.5: The Monitoring console. 
C.2 The cRIO/LABVIEW Programming Blocks 
 
Figure C.6: The LABVIEW block of the ADALINE capacitor voltage estimation 
algorithm for one arm. 
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Figure C.7: The LABVIEW block of the RLS capacitor voltage estimation algorithm 
for one arm. 
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Figure C.8: The LABVIEW block of the averaging control for one leg. 
 
 
Figure C.9: The LABVIEW block of the balancing control for one submodule. 
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Figure C.10: The LABVIEW block of the proposed FDU (for one submodule). 
 
Figure C.11: The LABVIEW graphical user interface of the capacitor voltage 
estimation. 
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Figure C.12: The LABVIEW graphical user interface of the capacitor voltage 
balancing control. 
 
Figure C.13: The LABVIEW graphical user interface of the proposed FDU. 
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